- 您現在的位置：買賣IC網 > PDF目錄373946 > AD841JQ (ANALOG DEVICES INC) Wideband, Unity-Gain Stable, Fast Settling Op Amp PDF資料下載
參數資料
| 型號： | AD841JQ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 運動控制電子 |
| 英文描述： | Wideband, Unity-Gain Stable, Fast Settling Op Amp |
| 中文描述： | OP-AMP, 5000 uV OFFSET-MAX, 40 MHz BAND WIDTH, CDIP14 |
| 封裝： | HERMETIC SEALED, CERDIP-14 |
| 文件頁數： | 6/8頁 |
| 文件大?。?/td> | 354K |
| 代理商： | AD841JQ |
AD841
REV. B
–6–
INPUT CONSIDERATIONS
An input resistor (R
IN
in Figure 20) is recommended in circuits
where the input to the AD841 will be subjected to transient or
continuous overload voltages exceeding the
±
6 V maximum dif-
ferential limit. This resistor provides protection for the input
transistors by limiting the maximum current that can be forced
into the input.
For high performance circuits it is recommended that a resistor
(R
B
in Figures 19 and 20) be used to reduce bias current errors
by matching the impedance at each input. The output voltage
error caused by the offset current is more than an order of mag-
nitude less than the error present if the bias current error is not
removed.
AD841 SETTLING TIME
Figures 22 and 24 show the settling performance of the AD841
in the test circuit shown in Figure 23.
Settling time is defined as:
The interval of time from the application of an ideal step
function input until the closed-loop amplifier output has
entered and remains within a specified error band.
This definition encompasses the major components which com-
prise settling time. They include (1) propagation delay through
the amplifier; (2) slewing time to approach the final output
value; (3) the time of recovery from the overload associated with
slewing and (4) linear settling to within the specified error band.
Figure 19a. Inverting Amplifier
Configuration (DIP Pinout)
Figure 20a. Unity-Gain Buffer Amplifier
Configuration (DIP Pinout)
Figure 19b. Inverter Large Signal
Pulse Response
Figure 20b. Buffer Large Signal
Pulse Response
Figure 19c. Inverter Small Signal
Pulse Response
Figure 20c. Buffer Small Signal
Pulse Response
OFFSET NULLING
The input offset voltage of the AD841 is very low for a high
speed op amp, but if additional nulling is required, the circuit
shown in Figure 21 can be used.
Figure 21. Offset Nulling (DIP Pinout)
相關PDF資料 |
PDF描述 |
|---|---|
| AD841KQ | Wideband, Unity-Gain Stable, Fast Settling Op Amp |
| AD847A | High Speed, Low Power Monolithic Op Amp |
| AD847J | High Speed, Low Power Monolithic Op Amp |
| AD847S | High Speed, Low Power Monolithic Op Amp |
| AD8509ARU | 9- and 11-Channel, Muxed Input LCD Reference Drivers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD841KH | 功能描述:IC OPAMP GP 40MHZ 50MA TO8-12 RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數:1 輸出類型:- 轉換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-SOIC 包裝:帶卷 (TR) |
| AD841KHZ | 制造商:Analog Devices 功能描述:OP Amp Single GP 制造商:Analog Devices 功能描述:OP Amp Single GP ±18V 12-Pin TO-8 制造商:Analog Devices 功能描述:OP AMP SGL GP 18V 12PIN TO-8 - Rail/Tube |
| AD841KN | 制造商:Rochester Electronics LLC 功能描述:FAST SETTLING H.S. OP AMP - Bulk 制造商:Analog Devices 功能描述: 制造商: 功能描述: 制造商:undefined 功能描述: |
| AD841KNZ | 功能描述:IC OPAMP GP 40MHZ 50MA 14DIP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數:1 輸出類型:- 轉換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-SOIC 包裝:帶卷 (TR) |
| AD841KQ | 制造商:Analog Devices 功能描述:OP Amp Single GP ±18V 14-Pin CDIP 制造商:Rochester Electronics LLC 功能描述:FAST SETTLING H.S. OP AMP - Bulk |
發布緊急采購，3分鐘左右您將得到回復。