- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373960 > AD9215BRU-105 (ANALOG DEVICES INC) Circular Connector; No. of Contacts:15; Series:D38999; Body Material:Metal; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:15-15 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9215BRU-105 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Circular Connector; No. of Contacts:15; Series:D38999; Body Material:Metal; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:15-15 |
| 中文描述： | 1-CH 10-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | PLASTIC, MO-153AE, TSSOP-28 |
| 文件頁(yè)數(shù)： | 16/36頁(yè) |
| 文件大小： | 1416K |
| 代理商： | AD9215BRU-105 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)
AD9215
Table 7. Reference Configuration Summary
Selected Mode
Externally Supplied Reference AVDD
Internal 0.5 V Reference
Programmed Variable
Reference
Internally Programmed 1 V
Reference
Table 8. Digital Output Coding
Code VIN+ VIN Input Span =
2 V p-p (V)
1023
1.000
512
0
511
0.00195
0
1.00
Rev. A | Page 16 of 36
External SENSE
Connection
Internal Op Amp
Configuration
N/A
Voltage Follower (G = 1)
Noninverting (1 < G < 2)
Resulting VREF
(V)
N/A
0.5
0.5 × (1 +
R2
/
R1
)
Resulting Differential Span
(V p-p)
2 × External Reference
1.0
2 × VREF
VREF
External Divider
AGND to 0.2 V
Internal Divider
1.0
2.0
VIN+ VIN Input Span =
1 V p-p (V)
0.500
0
0.000978
0.5000
Digital Output Offset Binary
(D9D0)
11 1111 1111
10 0000 0000
01 1111 1111
00 0000 0000
Digital Output Twos
Complement (D9D0)
01 1111 1111
00 0000 0000
11 1111 1111
10 0000 0000
High speed, high resolution ADCs are sensitive to the quality
of the clock input. The degradation in SNR at a given full-scale
input frequency (f
INPUT
) due only to aperture jitter (t
A
) can be
calculated with the following equation
SNR Degradation
=
20 × log
10
[2 × π
×
f
INPUT
×
t
A
]
In the equation, the rms aperture jitter,
t
A
, represents the root-
sum square of all jitter sources, which include the clock input,
analog input signal, and ADC aperture jitter specification.
Undersampling applications are particularly sensitive to jitter.
The clock input should be treated as an analog signal in cases
where aperture jitter may affect the dynamic range of the
AD9215. Power supplies for clock drivers should be separated
from the ADC output driver supplies to avoid modulating the
clock signal with digital noise. Low jitter, crystal-controlled
oscillators make the best clock sources. If the clock is generated
from another type of source (by gating, dividing, or other meth-
ods), it should be retimed by the original clock at the last step.
Power Dissipation and Standby Mode
As shown in Figure 35, the power dissipated by the AD9215 is
proportional to its sample rate. The digital power dissipation
does not vary substantially between the three speed grades
because it is determined primarily by the strength of the digital
drivers and the load on each output bit. The maximum DRVDD
current can be calculated as
I
DRVDD
=
V
DRVDD
×
C
LOAD
×
f
CLOCK
×
N
where
N
is the number of output bits, 10 in the case of the
AD9215. This maximum current is for the condition of every
output bit switching on every clock cycle, which can only occur
for a full-scale square wave at the Nyquist frequency,
f
CLOCK
/2. In
practice, the DRVDD current is established by the average num-
ber of output bits switching, which are determined by the encode
rate and the characteristics of the analog input signal.
Digital power consumption can be minimized by reducing the
capacitive load presented to the output drivers. The data in
Figure 35 was taken with a 5 pF load on each output driver.
0
15
35
30
25
20
40
105
5
15
25
35
45
f
SAMPLE
(MSPS)
55
65
75
85
95
I
A
I
D
–1
1
3
5
7
9
11
13
15
AD9215-105 I
AVDD
AD9215-65/80 I
AVDD
I
DRVDD
Figure 35. Supply Current vs. f
SAMPLE
for f
IN
= 10.3 MHz
The analog circuitry is optimally biased so that each speed
grade provides excellent performance while affording reduced
power consumption. Each speed grade dissipates a baseline
power at low sample rates that increases linearly with the clock
frequency.
By asserting the PDWN pin high, the AD9215 is placed in
standby mode. In this state, the ADC typically dissipates 1 mW
if the CLK and analog inputs are static. During standby, the
output drivers are placed in a high impedance state. Reasserting
the PDWN pin low returns the AD9215 into its normal opera-
tional mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9215BRU-105EB | Circular Connector; No. of Contacts:15; Series:D38999; Body Material:Metal; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:15-15 |
| AD9215BRU-65 | Circular Connector; No. of Contacts:18; Series:D38999; Body Material:Metal; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:15-18 |
| AD9215BRU-65EB | Circular Connector; No. of Contacts:18; Series:D38999; Body Material:Metal; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:15-18 |
| AD9215BRU-80 | Circular Connector; No. of Contacts:18; Series:D38999; Body Material:Metal; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:15-18 |
| AD9215BRU-80EB | Circular Connector; No. of Contacts:18; Series:D38999; Body Material:Metal; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:15-18 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9215BRU-105EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 65/80/105 MSPS, 3V A/D Converter |
| AD9215BRU-65 | 功能描述:IC ADC 10BIT 65MSPS 3V 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD9215BRU-65EB | 制造商:Analog Devices 功能描述:Evaluation Board For AD9215 3 V A/D Converter ,10-Bit, 65/80/105 MSPS 制造商:Analog Devices 功能描述:EVAL BD FOR AD9215 3V A/D CNVRTR ,10-BIT, 65/80/105 MSPS - Rail/Tube |
| AD9215BRU-80 | 功能描述:IC ADC 10BIT 80MSPS 3V 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD9215BRU-80EB | 制造商:Analog Devices 功能描述:Evaluation Board For AD9215 3 V A/D Converter ,10-Bit, 65/80/105 MSPS 制造商:Analog Devices 功能描述:EVAL BD FOR AD9215 3V A/D CNVRTR ,10-BIT, 65/80/105 MSPS - Rail/Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。