- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373960 > AD9223ARS (ANALOG DEVICES INC) Complete 12-Bit 1.5/3.0/10.0 MSPS Monolithic A/D Converters PDF資料下載
參數(shù)資料
| 型號： | AD9223ARS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Complete 12-Bit 1.5/3.0/10.0 MSPS Monolithic A/D Converters |
| 中文描述： | 1-CH 12-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | MO-150AH, SSOP-28 |
| 文件頁數(shù)： | 10/28頁 |
| 文件大小： | 350K |
| 代理商： | AD9223ARS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD9221/AD9223/AD9220
REV. D
–10–
The addition of a differential input structure gives the user an
additional level of flexibility that is not possible with traditional
flash converters. The input stage allows the user to easily con-
figure the inputs for either single-ended operation or differential
operation. The A/D’s input structure allows the dc offset of the
input signal to be varied independently of the input span of the
converter. Specifically, the input to the
A/D core
is the differ-
ence of the voltages applied at the VINA and VINB input pins.
Therefore, the equation,
V
CORE
= VINA – VINB
(1)
defines the output of the differential input stage and provides
the input to the A/D core.
The voltage,
V
CORE
, must satisfy the condition,
–
VREF
≤
V
CORE
≤
VREF
where
VREF
is the voltage at the
VREF
pin.
While an infinite combination of VINA and VINB inputs exist
that satisfy Equation 2, there is an additional limitation placed
on the inputs by the power supply voltages of the AD9221/
AD9223/AD9220. The power supplies bound the valid operat-
ing range for VINA and VINB. The condition,
AVSS –
0.3
V < VINA < AVDD +
0.3
V
AVSS
– 0.3
V
<
VINB
<
AVDD
+ 0.3
V
where
AVSS
is nominally 0 V and
AVDD
is nominally +5 V,
defines this requirement. Thus, the range of valid inputs for
VINA and VINB is any combination that satisfies both Equa-
tions 2 and 3.
For additional information showing the relationship between
VINA, VINB, VREF and the digital output of the AD9221/
AD9223/AD9220, see Table IV.
Refer to Table I and Table II at the end of this section for a
summary of both the various analog input and reference
configurations
.
(2)
(3)
ANALOG INPUT OPERATION
Figure 32 shows the equivalent analog input of the AD9221/
AD9223/AD9220 which consists of a differential sample-and-
hold amplifier (SHA). The differential input structure of the
SHA is highly flexible, allowing the devices to be easily config-
ured for either a differential or single-ended input. The dc
offset, or common-mode voltage, of the input(s) can be set to
accommodate either single-supply or dual supply systems. Also,
note that the analog inputs, VINA and VINB, are interchange-
able with the exception that reversing the inputs to the VINA
and VINB pins results in a polarity inversion.
C
S
Q
S1
Q
H1
VINA
VINB
C
S
Q
S1
C
PIN
–
C
PAR
C
PIN
+
C
PAR
Q
S2
C
H
Q
S2
C
H
Figure 32. AD9221/AD9223/AD9220 Simplified Input Circuit
The SHA’s optimum
distortion
performance for a differential or
single-ended input is achieved under the following two condi-
tions: (1) the common-mode voltage is centered around mid
supply (i.e., AVDD/2 or approximately 2.5 V) and (2) the input
signal voltage span of the SHA is set at its lowest (i.e., 2 V input
span). This is due to the sampling switches, Q
S1
, being CMOS
switches whose R
ON
resistance is very low but has some signal
dependency which causes frequency dependent ac distortion
while the SHA is in the track mode. The R
ON
resistance of a
CMOS switch is typically lowest at its midsupply but increases
symmetrically as the input signal approaches either AVDD or
AVSS. A lower input signal voltage span centered at midsupply
reduces the degree of R
ON
modulation.
Figure 32a compares the AD9221/AD9223/AD9220’s THD vs.
frequency performance for a 2 V input span with a common-
mode voltage of 1 V and 2.5 V. Note how each A/D with a
common-mode voltage of 1 V exhibits a similar degradation in
THD performance at higher frequencies (i.e., beyond 750kHz).
Similarly, note how the THD performance at lower frequencies
becomes less sensitive to the common-mode voltage. As the
input frequency approaches dc, the distortion will be domi-
nated by static nonlinearities such as INL and DNL. It is
important to note that these dc static nonlinearities are inde-
pendent of any R
ON
modulation.
FREQUENCY – MHz
–90
0.1
10
1
T
–80
–70
–60
–50
AD9221
1V
CM
AD9220
1V
CM
AD9223
1V
CM
AD9223
2.5V
CM
AD9221
2.5V
CM
AD9220
2.5V
CM
Figure 32a. AD9221/AD9223/AD9220 THD vs. Frequency for
V
CM
= 2.5 V and 1.0 V (A
IN
= –0.5 dB, Input Span = 2.0 V p-p)
Due to the high degree of symmetry within the SHA topology, a
significant improvement in distortion performance for differen-
tial input signals with frequencies up to and beyond Nyquist can
be realized. This inherent symmetry provides excellent cancella-
tion of both common-mode distortion and noise. Also, the
required input signal voltage span is reduced by a half which
further reduces the degree of R
ON
modulation and its effects on
distortion.
The optimum
noise and dc linearity
performance for either differ-
ential or single-ended inputs is achieved with the largest input
signal voltage span (i.e., 5 V input span) and matched input
impedance for VINA and VINB. Note that only a slight degra-
dation in dc linearity performance exists between the 2 V and
5 V input span as specified in the AD9221/AD9223/AD9220
DC SPECIFICATIONS.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9220AR | Complete 12-Bit 1.5/3.0/10.0 MSPS Monolithic A/D Converters |
| AD9220ARS | Complete 12-Bit 1.5/3.0/10.0 MSPS Monolithic A/D Converters |
| AD9221 | Complete 12-Bit 1.5/3.0/10.0 MSPS Monolithic A/D Converters |
| AD9221AR | RES, 18.2K, 1/4, 1%, MF |
| AD9221ARS | Complete 12-Bit 1.5/3.0/10.0 MSPS Monolithic A/D Converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9223ARS-REEL | 制造商:Analog Devices 功能描述:ADC Single Pipelined 3Msps 12-bit Parallel 28-Pin SSOP T/R |
| AD9223ARSZ | 功能描述:IC ADC 12BIT 3.0MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD9223ARSZ-REEL | 功能描述:IC ADC 12BIT 3.0MSPS 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD9223ARZ | 功能描述:IC ADC 12BIT 3.0MSPS 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9223ARZ-REEL | 功能描述:IC ADC 12BIT 3.0MSPS 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。