- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373960 > AD9225 (Analog Devices, Inc.) Complete 12-Bit, 25 MSPS Monolithic A/D Converter PDF資料下載
參數(shù)資料
| 型號： | AD9225 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Complete 12-Bit, 25 MSPS Monolithic A/D Converter |
| 中文描述： | 完整的12位，25 MSPS的單片機(jī)的A / D轉(zhuǎn)換器 |
| 文件頁數(shù)： | 8/24頁 |
| 文件大小： | 321K |
| 代理商： | AD9225 |
AD9225
–8–
REV. A
INTRODUCTION
The AD9225 is a high performance, complete single-supply 12-
bit ADC. The analog input range of the AD9225 is highly flex-
ible allowing for both single-ended or differential inputs of
varying amplitudes that can be ac or dc coupled.
It utilizes a four-stage pipeline architecture with a wideband
input sample-and-hold amplifier (SHA) implemented on a cost-
effective CMOS process. Each stage of the pipeline, excluding
the last stage, consists of a low resolution flash A/D connected
to a switched capacitor DAC and interstage residue amplifier
(MDAC). The residue amplifier amplifies the difference be-
tween the reconstructed DAC output and the flash input for the
next stage in the pipeline. One bit of redundancy is used in each
of the stages to facilitate digital correction of flash errors. The
last stage simply consists of a flash A/D.
The pipeline architecture allows a greater throughput rate at the
expense of pipeline delay or latency. This means that while the
converter is capable of capturing a new input sample every clock
cycle, it actually takes three clock cycles for the conversion to be
fully processed and appear at the output. This latency is not a
concern in most applications. The digital output, together with
the out-of-range indicator (OTR), is latched into an output
buffer to drive the output pins. The output drivers of the
AD9225 can be configured to interface with +5 V or +3.3 V
logic families.
The AD9225 uses both edges of the clock in its internal timing
circuitry (see Figure 1 and specification page for exact timing
requirements). The A/D samples the analog input on the rising
edge of the clock input. During the clock low time (between the
falling edge and rising edge of the clock), the input SHA is in
the sample mode; during the clock high time it is in hold. Sys-
tem disturbances just prior to the rising edge of the clock and/or
excessive clock jitter may cause the input SHA to acquire the
wrong value, and should be minimized.
ANALOG INPUT AND REFERENCE OVERVIEW
Figure 13 is a simplified model of the AD9225. It highlights the
relationship between the analog inputs, VINA, VINB, and the
reference voltage, VREF. Like the voltage applied to the top of
the resistor ladder in a flash A/D converter, the value VREF
defines the maximum input voltage to the A/D core. The mini-
mum input voltage to the A/D core is automatically defined to
be –VREF.
V
CORE
VINA
VINB
+VREF
–VREF
A/D
CORE
12
AD9225
Figure 13. Equivalent Functional Input Circuit
The addition of a differential input structure gives the user an
additional level of flexibility that is not possible with traditional
flash converters. The input stage allows the user to easily config-
ure the inputs for either single-ended operation or differential
operation. The A/D’s input structure allows the dc offset of the
input signal to be varied independently of the input span of
the converter. Specifically, the input to the A/D core is the
difference of the voltages applied at the VINA and VINB input
pins. Therefore, the equation,
V
CORE
=
VINA
–
VINB
defines the output of the differential input stage and provides
the input to the A/D core.
The voltage, V
CORE
, must satisfy the condition,
–
VREF
≤
V
CORE
≤
VREF
where
VREF
is the voltage at the
VREF
pin.
While an infinite combination of VINA and VINB inputs exist
that satisfy Equation 2, there is an additional limitation placed
on the inputs by the power supply voltages of the AD9225. The
power supplies bound the valid operating range for VINA and
VINB. The condition,
AVSS
– 0.3
V
<
VINA
<
AVDD
+ 0.3
V
AVSS
– 0.3
V
<
VINB
<
AVDD
+ 0.3
V
where
AVSS
is nominally 0 V and
AVDD
is nominally +5 V,
defines this requirement. The range of valid inputs for VINA
and VINB is any combination that satisfies both Equations 2
and 3.
For additional information showing the relationship between
VINA, VINB, VREF and the digital output of the AD9225, see
Table IV.
Refer to Table I and Table II at the end of this section for a
summary of both the various analog input and reference
configurations.
(1)
(2)
(3)
ANALOG INPUT OPERATION
Figure 14 shows the equivalent analog input of the AD9225
which consists of a differential sample-and-hold amplifier
(SHA). The differential input structure of the SHA is highly
flexible, allowing the devices to be easily configured for either a
differential or single-ended input. The dc offset, or common-
mode voltage, of the input(s) can be set to accommodate either
single-supply or dual-supply systems. Also, note that the analog
inputs, VINA and VINB, are interchangeable with the exception
that reversing the inputs to the VINA and VINB pins results in a
polarity inversion.
C
S
Q
S1
Q
H1
VINA
VINB
C
S
Q
S1
C
PIN
–
C
PAR
C
PIN
+
C
PAR
Q
S2
C
H
Q
S2
C
H
Figure 14. Simplified Input Circuit
The AD9225 has a wide input range. The input peaks may be
moved to AVDD or AVSS before performance is compromised.
This allows for much greater flexibility when selecting single-
ended drive schemes. Op amps and ac coupling clamps can be
set to available reference levels rather than be dictated to what
the ADC “needs.”
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9225-EB | Complete 12-Bit, 25 MSPS Monolithic A/D Converter |
| AD9225AR | Complete 12-Bit, 25 MSPS Monolithic A/D Converter |
| AD9225ARS | Complete 12-Bit, 25 MSPS Monolithic A/D Converter |
| AD9226-LQFP-EB | Complete 12-Bit, 65 MSPS ADC Converter |
| AD9226 | Complete 12-Bit, 65 MSPS ADC Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9225_03 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit, 25 MSPS Monolithic A/D Converter |
| AD9225AR | 功能描述:IC ADC 12BIT 25MSPS 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD9225ARRL | 制造商:Analog Devices 功能描述:ADC Single Pipelined 25Msps 12-bit Parallel 28-Pin SOIC W T/R |
| AD9225ARS | 功能描述:IC ADC 12BIT 25MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD9225ARSRL | 功能描述:IC ADC 12BIT 25MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。