- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373962 > AD9280ARS (ANALOG DEVICES INC) Complete 8-Bit, 32 MSPS, 95 mW CMOS A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9280ARS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Complete 8-Bit, 32 MSPS, 95 mW CMOS A/D Converter |
| 中文描述： | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | SSOP-28 |
| 文件頁(yè)數(shù)： | 12/24頁(yè) |
| 文件大小： | 366K |
| 代理商： | AD9280ARS |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
AD9280
–12–
REV. D
EXTERNAL REFERENCE OPERATION
Using an external reference may provide more flexibility and
improve drift and accuracy. Figures 21 through 23 show ex-
amples of how to use an external reference with the AD9280.
To use an external reference, the user must disable the internal
reference amplifier by connecting the REFSENSE pin to VDD.
The user then has the option of driving the VREF pin, or driv-
ing the REFTS and REFBS pins.
The AD9280 contains an internal reference buffer (A2), that
simplifies the drive requirements of an external reference. The
external reference must simply be able to drive a 10 k
load.
Figure 21 shows an example of the user driving the top and bottom
references. REFTS is connected to a low impedance 2 V source
and REFBS is connected to a low impedance 1 V source. REFTS
and REFBS may be driven to any voltage within the supply as long
as the difference between them is between 1 V and 2 V.
2V
1V
AVDD
2V
1V
MODE
10k
V
10k
V
10k
V
A/D
CORE
4.2k
TOTAL
REFTS
REFBS
10
m
F
0.1
m
F
REFTF
REFBF
0.1
m
F
AIN
0.1
m
F
AD9280
10k
V
REF
SENSE
SHA
A2
Figure 21. External Reference Mode—1 V p-p Input Span
Figure 22 shows an example of an external reference generating
2.5 V at the shorted REFTS and REFBS inputs. In this in-
stance, a REF43 2.5 V reference drives REFTS and REFBS. A
resistive divider generates a 1 V VREF signal that is buffered by
A3. A3 must be able to drive a 10 k
, capacitive load. Choose
this op amp based on noise and accuracy requirements.
3.0V
2.5V
2.0V
AVDD
AIN
REFTS
REFTF
REFBF
REFBS
VREF
REFSENSE
MODE
AD9280
0.1
m
F
A3
1.5k
V
1k
V
10
m
F
0.1
m
F
+5V
0.1
m
F
0.1
m
F
10
m
F
AVDD
1.0
m
F
0.1
m
F
AVDD
0.1
m
F
0.1
m
F
AVDD/2
REF43
Figure 22. External Reference Mode—1 V p-p Input
Span 2.5 V
CM
Figure 23a shows an example of the external references driving
the REFTF and REFBF pins that is compatible with the
AD876. REFTS is shorted to REFTF and driven by an external
4 V low impedance source. REFBS is shorted to REFBF and
driven by a 2 V source. The MODE pin is connected to GND
in this configuration.
4V
2V
0.1
m
F
0.1
m
F
AVDD
10
m
F
0.1
m
F
4V
2V
VIN
REFTS
REFTF
AD9280
REFBF
REFBS
VREF
REFSENSE
MODE
Figure 23a. External Reference—2 V p-p Input Span
6
5
8
7
+5V
C3
0.1
m
F
C4
0.1
m
F
REFTS
REFTF
C2
10
m
F
C6
0.1
m
F
2
3
6
C5
0.1
m
F
REFBS
REFBF
4
C1
0.1
m
F
AD9280
REFT
REFB
Figure 23b. Kelvin Connected Reference Using the AD9280
STANDBY OPERATION
The ADC may be placed into a powered down (sleep) mode by
driving the STBY (standby) pin to logic high potential and
holding the clock at logic low. In this mode the typical power
drain is approximately 4 mW.
The ADC will “wake up” in 400 ns (typ) after the standby pulse
goes low.
CLAMP OPERATION
The AD9280ARS features an optional clamp circuit for dc
restoration of video or ac coupled signals. Figure 24 shows the
internal clamp circuitry and the external control signals needed
for clamp operation. To enable the clamp, apply a logic high to
the CLAMP pin. This will close the switch SW1. The clamp
amplifier will then servo the voltage at the AIN pin to be equal
to the clamp voltage applied at the CLAMPIN pin. After the
desired clamp level is attained, SW1 is opened by taking
CLAMP back to a logic low. Ignoring the droop caused by the
input bias current, the input capacitor CIN will hold the dc
voltage at AIN constant until the next clamp interval. The input
resistor RIN has a minimum recommended value of 10
, to
maintain the closed-loop stability of the clamp amplifier.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9281 | Dual Channel 8-Bit Resolution CMOS ADC |
| AD9281-EB | Dual Channel 8-Bit Resolution CMOS ADC |
| AD9281ARS | Dual Channel 8-Bit Resolution CMOS ADC |
| AD9283 | 8-Bit, 50 MSPS/80 MSPS/100 MSPS 3 V A/D Converter |
| AD9283BRS-100 | 8-Bit, 50 MSPS/80 MSPS/100 MSPS 3 V A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9280ARSRL | 功能描述:IC ADC 8BIT CMOS 32MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD9280ARSZ | 功能描述:IC ADC CMOS 8BIT 32MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(pán)（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD9280ARSZRL | 功能描述:IC ADC 8BIT CMOS 32MSPS 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個(gè)單端，雙極；8 個(gè)差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD9280-EB | 制造商:Analog Devices 功能描述:EVAL BD FOR AD9280 - Bulk |
| AD9280JRS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 8-Bit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。