- 您現在的位置：買賣IC網 > PDF目錄373963 > AD9445-BB-LVDS (Analog Devices, Inc.) 14-Bit, 105/125 MSPS, IF Sampling ADC PDF資料下載
參數資料
| 型號： | AD9445-BB-LVDS |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 14-Bit, 105/125 MSPS, IF Sampling ADC |
| 中文描述： | 14位，一百二十五分之一百○五MSPS的，中頻采樣ADC |
| 文件頁數： | 11/40頁 |
| 文件大?。?/td> | 965K |
| 代理商： | AD9445-BB-LVDS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD9445
Table 7. Pin Function Descriptions—100-Lead TQFP/EP in LVDS Mode
Pin No.
Mnemonic
1
DCS MODE
Rev. 0 | Page 11 of 40
Description
Clock Duty Cycle Stabilizer (DCS) Control Pin. CMOS compatible. DCS = low (AGND) to
enable DCS (recommended); DCS = high (AVDD1) to disable DCS.
Do Not Connect. These pins should float.
CMOS-Compatible Output Logic Mode Control Pin. OUTPUT MODE = 0 for CMOS mode;
OUTPUT MODE = 1 (AVDD1) for LVDS outputs.
Data Format Select Pin. CMOS control pin that determines the format of the output data.
DFS = high (AVDD1) for twos complement; DFS = low (ground) for offset binary format.
Set Pin for LVDS Output Current. Place 3.7 kΩ resistor terminated to DRGND.
3.3 V (±5%) Analog Supply.
2, 49 to 52
3
DNC
OUTPUT MODE
4
DFS
5
6, 18 to 20, 32 to 34, 36, 38,
43 to 45, 92 to 97
7
LVDS_BIAS
AVDD1
SENSE
Reference Mode Selection. Connect to AGND for internal 1 V reference; connect to
AVDD1 for external reference.
1.0 V Reference I/O. Function dependent on SENSE and external programming resistors.
Decouple to ground with 0.1 μF and 10 μF capacitors.
Analog Ground. The exposed heat sink on the bottom of the package must be
connected to AGND.
Differential Reference Output. Decoupled to ground with 0.1 μF capacitor and to REFB
(Pin 14) with 0.1 μF and 10 μF capacitors.
Differential Reference Output. Decoupled to ground with a 0.1 μF capacitor and to REFT
(Pin 13) with 0.1 μF and 10 μF capacitors.
5.0 V Analog Supply (±5%).
Analog Input—True.
Analog Input—Complement.
Clock Input—True.
Clock Input—Complement.
Digital Output Ground.
3.3 V Digital Output Supply (3.0 V to 3.6 V).
D0 Complement Output Bit (LVDS Levels).
D0 True Output Bit.
D1 Complement Output Bit.
D1 True Output Bit.
D2 Complement Output Bit.
D2 True Output Bit.
D3 Complement Output Bit.
D3 True Output Bit.
D4 Complement Output Bit.
D4 True Output Bit.
D5 Complement Output Bit.
D5 True Output Bit.
Data Clock Output—Complement.
Data Clock Output—True.
D6 Complement Output Bit.
D6 True Output Bit.
D7 Complement Output Bit.
D7 True Output Bit.
D8 Complement Output Bit.
D8 True Output Bit.
D9 Complement Output Bit.
D9 True Output Bit.
D10 Complement Output Bit.
D10 True Output Bit.
D11 Complement Output Bit.
D11 True Output Bit.
8
VREF
9, 21, 24, 39, 42, 46, 91, 98, 99,
Exposed Heat Sink
10
AGND
REFT
11
REFB
12 to 17, 25 to 31, 35, 37
22
23
40
41
47, 63, 75, 87
48, 64, 76, 88
53
54
55
56
57
58
59
60
61
62
65
66
67
68
69
70
71
72
73
74
77
78
79
80
81
82
AVDD2
VIN+
VIN
CLK+
CLK
DRGND
DRVDD
D0 (LSB)
D0+
D1
D1+
D2
D2+
D3
D3+
D4
D4+
D5
D5+
DCO
DCO+
D6
D6+
D7
D7+
D8
D8+
D9
D9+
D10
D10+
D11
D11+
相關PDF資料 |
PDF描述 |
|---|---|
| AD9445-BB-PCB | 14-Bit, 105/125 MSPS, IF Sampling ADC |
| AD9445-IF-LVDS | 14-Bit, 105/125 MSPS, IF Sampling ADC |
| AD9446BSVZ-100 | 16-Bit, 80/100 MSPS ADC |
| AD9446BSVZ-80 | 16-Bit, 80/100 MSPS ADC |
| AD9446 | 16-Bit, 80/100 MSPS ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9445-BB-LVDS/PCB | 制造商:Analog Devices 功能描述:EVALUATION KIT FOR 14-BIT, 105/125 MSPS, IF SAMPLING ADC |
| AD9445BB-LVDS/PCBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR AD9445BB 制造商:Analog Devices 功能描述:14-BIT 125 MSPS ADC BASEBAND EVAL BD - Bulk |
| AD9445-BB-LVDSPCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
| AD9445-BB-PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 105/125 MSPS, IF Sampling ADC |
| AD9445BSV-105 | 制造商:Analog Devices 功能描述:ADC SGL PIPELINED 105MSPS 14BIT PARALLEL 100TQFP EP - Bulk |
發布緊急采購，3分鐘左右您將得到回復。