欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9518-3ABCPZ
廠商: Analog Devices Inc
文件頁數: 1/64頁
文件大小: 0K
描述: IC CLOCK GEN 6CH 2GHZ 48LFCSP
標準包裝: 1
類型: 時鐘發生器,扇出配送
PLL:
輸入: CMOS,LVDS,LVPECL
輸出: LVPECL
電路數: 1
比率 - 輸入:輸出: 1:6
差分 - 輸入:輸出: 是/是
頻率 - 最大: 2.25GHz
除法器/乘法器: 是/無
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤,CSP
供應商設備封裝: 48-LFCSP-VQ(7x7)
包裝: 托盤
6-Output Clock Generator with
Integrated 2.0 GHz VCO
Data Sheet
Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringementsof patentsorother
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
2007–2011 Analog Devices, Inc. All rights reserved.
FEATURES
Low phase noise, phase-locked loop (PLL)
On-chip VCO tunes from 1.75 GHz to 2.25 GHz
External VCO/VCXO to 2.4 GHz optional
1 differential or 2 single-ended reference inputs
Reference monitoring capability
Automatic revertive and manual reference
switchover/holdover modes
Accepts LVPECL, LVDS, or CMOS references to 250 MHz
Programmable delays in path to PFD
Digital or analog lock detect, selectable
3 pairs of 1.6 GHz LVPECL outputs
Each output pair shares a 1-to-32 divider with coarse
phase delay
Additive output jitter: 225 fs rms
Channel-to-channel skew paired outputs of <10 ps
Automatic synchronization of all outputs on power-up
Manual output synchronization available
Available in a 48-lead LFCSP
APPLICATIONS
Low jitter, low phase noise clock distribution
10/40/100 Gb/sec networking line cards, including SONET,
Synchronous Ethernet, OTU2/3/4
Forward error correction (G.710)
Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
High performance wireless transceivers
ATE and high performance instrumentation
GENERAL DESCRIPTION
The AD9518-31 provides a multi-output clock distribution
function with subpicosecond jitter performance, along with an
on-chip PLL and VCO. The on-chip VCO tunes from 1.75 GHz
to 2.25 GHz. Optionally, an external VCO/VCXO of up to
2.4 GHz can be used.
The AD9518-3 emphasizes low jitter and phase noise to
maximize data converter performance, and it can benefit other
applications with demanding phase noise and jitter requirements.
The AD9518-3 features six LVPECL outputs (in three pairs).
The LVPECL outputs operate to 1.6 GHz.
For applications that require additional outputs, a crystal
reference input, zero-delay, or EEPROM for automatic
configuration at startup, the AD9520 and AD9522 are available.
FUNCTIONAL BLOCK DIAGRAM
REFIN
REF1
REF2
CLK
LF
SW
IT
C
H
O
VE
R
AN
D
M
O
NI
T
O
R
PL
L
DIVIDER
AND MUXs
CP
VCO
STATUS
MONITOR
LVPECL
SERIAL CONTROL PORT
AND
DIGITAL LOGIC
AD9518-3
OUT0
OUT1
OUT2
OUT3
OUT4
OUT5
DIV/Φ
LVPECL
0
64
32
-0
01
Figure 1.
In addition, the AD9516 and AD9517 are similar to the AD9518
but have a different combination of outputs.
Each pair of outputs has dividers that allow both the divide
ratio and coarse delay (or phase) to be set. The range of division
for the LVPECL outputs is 1 to 32.
The AD9518-3 is available in a 48-lead LFCSP and can be
operated from a single 3.3 V supply. An external VCO, which
requires an extended voltage range, can be accommodated
by connecting the charge pump supply (VCP) to 5 V. A separate
LVPECL power supply can be from 2.5 V to 3.3 V (nominal).
The AD9518-3 is specified for operation over the industrial
range of 40°C to +85°C.
1 AD9518 is used throughout the data sheet to refer to all the members of
the AD9518 family. However, when AD9518-3 is used, it refers to that specific
member of the AD9518 family.
相關PDF資料
PDF描述
AD9518-4ABCPZ-RL7 IC CLOCK GEN 6CH 1.8GHZ 48LFCSP
AD9520-0BCPZ-REEL7 IC CLOCK GEN 2.8GHZ VCO 64LFCSP
AD9520-1BCPZ IC CLOCK GEN 2.5GHZ VCO 64LFCSP
AD9520-2BCPZ IC CLOCK GEN 2.2GHZ VCO 64LFCSP
AD9520-3BCPZ-REEL7 IC CLOCK GEN 2GHZ VCO 64LFCSP
相關代理商/技術參數
參數描述
AD9518-3ABCPZ-RL7 功能描述:IC CLOCK GEN 6CH 2GHZ 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器,PLL,頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數:1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
AD9518-3A-PCBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator with 6-Output Clock Generator with
AD9518-3BCPZ 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9518-3BCPZ-REEL7 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP T/R
AD9518-4 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator with Integrated 1.6 GHz VCO
主站蜘蛛池模板: 海南省| 民和| 道真| 靖宇县| 舞钢市| 西藏| 洪雅县| 收藏| 永登县| 海口市| 辽阳县| 姚安县| 界首市| 开鲁县| 锦屏县| 阜城县| 永德县| 镇江市| 东丽区| 蒲江县| 连南| 大荔县| 岗巴县| 乌拉特后旗| 邮箱| 竹溪县| 仁化县| 安徽省| 浮山县| 遂宁市| 天气| 乌鲁木齐县| 广德县| 恭城| 南靖县| 平潭县| 巨鹿县| 阜宁县| 阳城县| 旬邑县| 乐亭县|