欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): AD9540-VCO/PCBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 1/32頁(yè)
文件大小: 0K
描述: BOARD EVAL CLK GEN SYNTH 48LFCSP
設(shè)計(jì)資源: AD9540 Eval Brd Schematics
AD9540 Eval Brd BOM
AD9540 Gerber Files
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),時(shí)鐘發(fā)生器
已用 IC / 零件: AD9540
已供物品:
655 MHz Low Jitter Clock Generator
AD9540
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringements of patents or other
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
2006 Analog Devices, Inc. All rights reserved.
FEATURES
Excellent intrinsic jitter performance
200 MHz phase frequency detector inputs
655 MHz programmable input dividers for the phase
frequency detector (÷M, ÷N) {M, N = 1 to 16} (bypassable)
Programmable RF divider (÷R) {R = 1, 2, 4, 8} (bypassable)
8 programmable phase/frequency profiles
400 MSPS internal DDS clock speed
48-bit frequency tuning word resolution
14-bit programmable phase offset
1.8 V supply for device operation
3.3 V supply for I/O, CML driver, and charge pump output
Software controlled power-down
48-lead LFCSP_VQ package
Programmable charge pump current (up to 4 mA)
Dual-mode PLL lock detect
655 MHz CML-mode PECL-compliant output driver
APPLICATIONS
Clocking high performance data converters
Base station clocking applications
Network (SONET/SDH) clocking
Gigabit Ethernet (GbE) clocking
Instrumentation clocking circuits
Agile LO frequency synthesis
Automotive radar
FM chirp source for radar and scanning systems
Test and measurement equipment
Acousto-optic device drivers
FUNCTIONAL BLOCK DIAGRAM
AVDD AGND DVDD DGND
CP_VDD
CP_RSET
CP
REF, AMP
REFIN
CLK1
CHARGE
PUMP
PHASE
FREQUENCY
DETECTOR
M DIVIDER
N DIVIDER
DIVIDER
1, 2, 4, 8
SYNC_IN/STATUS
SYNC, PLL
LOCK
SCLK
SDI/O
SDO
CS
SERIAL
CONTROL
PORT
TIMING AND
CONTROL LOGIC
CLK2
CP_OUT
CLK2
DRV_RSET
OUT0
CML
OUT0
CLK
DIVCLK
S2
S1
S0
PHASE/
FREQUENCY
PROFILES
DDS
IOUT
DAC
DAC_RSET
48
10
14
04947-001
AD9540
Figure 1.
相關(guān)PDF資料
PDF描述
5504970-4 CABLE ASSY FIBER SC-SC 5 METER
XR16V2550IL-0B-EB EVAL BOARD FOR V2550 32QFN
VE-JV0-EZ-S CONVERTER MOD DC/DC 5V 25W
RBM18DSEI-S243 CONN EDGECARD 36POS .156 EYELET
S1812R-153K INDUCTOR SHIELDED 15UH SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9542/PCBZ
AD9542BCPZ 功能描述:SYNCHRONIZER & ADAPTIVE CLOCK TR 制造商:analog devices inc. 系列:* 包裝:托盤 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:64-WFQFN 裸露焊盤 供應(yīng)商器件封裝:64-LFCSP(9x9) 標(biāo)準(zhǔn)包裝:1
AD9542BCPZ-REEL7 功能描述:SYNCHRONIZER & ADAPTIVE CLOCK TR 制造商:analog devices inc. 系列:* 包裝:帶卷(TR) 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:64-WFQFN 裸露焊盤 供應(yīng)商器件封裝:64-LFCSP(9x9) 標(biāo)準(zhǔn)包裝:750
AD9543/PCBZ 功能描述:EVALUATION BOARD AD9543 制造商:analog devices inc. 系列:- 零件狀態(tài):在售 主要用途:計(jì)時(shí),時(shí)鐘同步器 嵌入式:- 使用的 IC/零件:AD9543 主要屬性:- 輔助屬性:圖形用戶界面 所含物品:板 標(biāo)準(zhǔn)包裝:1
AD9543BCPZ 功能描述:BBU DERIVATIVE FOR AD9545 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:時(shí)鐘同步器 PLL:是 輸入:差分或單端 輸出:CML、HCSL、LVDS 或單端 電路數(shù):2 比率 - 輸入:輸出:4:10 差分 - 輸入:輸出:是/是 頻率 - 最大值:2.4GHz 分頻器/倍頻器:是/無 電壓 - 電源:1.71 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:48-LFCSP(7x7) 標(biāo)準(zhǔn)包裝:1
主站蜘蛛池模板: 南宫市| 奉贤区| 濮阳市| 沅陵县| 临西县| 侯马市| 运城市| 新和县| 万盛区| 汪清县| 闻喜县| 泸西县| 凌云县| 大兴区| 阳西县| 紫阳县| 荆门市| 谢通门县| 原阳县| 贡嘎县| 德清县| 武穴市| 鲁甸县| 策勒县| 图们市| 五指山市| 合江县| 铜陵市| 固阳县| 武乡县| 铁岭市| 游戏| 井陉县| 丹棱县| 平南县| 晋中市| 年辖:市辖区| 仙桃市| 历史| 彭泽县| 临西县|