- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373968 > AD9814JR (ANALOG DEVICES INC) LABELS,CABLE MARKERS,CABLE MARKERS,LABELS, CABLE MARKERS,WIRE IDENTIFICATION AND MARKING SYSTEMS,SHRINK TUBING LABELS ,KROY RoHS Compliant: NA PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9814JR |
| 廠商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | 模擬信號(hào)調(diào)理 |
| 英文描述： | LABELS,CABLE MARKERS,CABLE MARKERS,LABELS, CABLE MARKERS,WIRE IDENTIFICATION AND MARKING SYSTEMS,SHRINK TUBING LABELS ,KROY RoHS Compliant: NA |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| 封裝： | 0.300 INCH, SOIC-28 |
| 文件頁(yè)數(shù)： | 10/15頁(yè) |
| 文件大小： | 160K |
| 代理商： | AD9814JR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
REV. 0
AD9814
–10–
INTERNAL REGISTER DESCRIPTIONS
Table I. Internal Register Map
Register
Name
Address
A2
A1
Data Bits
D5
A0
D8
D7
D6
D4
D3
D2
D1
D0
Configuration
MUX
Red PGA
Green PGA
Blue PGA
Red Offset
Green Offset
Blue Offset
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
0
0
0
0
MSB
MSB
MSB
Input Rng
RGB/BGR
0
0
0
VREF
Red
0
0
0
3Ch/1Ch
Green
MSB
MSB
MSB
CDS On
Blue
Clamp
0
Pwr Dn
0
0
0
0
0
LSB
LSB
LSB
LSB
LSB
LSB
Configuration Register
The Configuration Register controls the AD9814’s operating mode and bias levels. Bits D8, D1 and D0 should always be set low. Bit
D7 sets the full-scale voltage range of the AD9814’s A/D converter to either 4 V (high) or 2 V (low). Bit D6 controls the internal
voltage reference. If the AD9814’s internal voltage reference is used, this bit is set high. Setting Bit D6 low will disable the internal
voltage reference, allowing an external voltage reference to be used. Bit D5 will configure the AD9814 for either the 3-Channel (high)
or 1-Channel (low) mode of operation. Setting Bit D4 high will enable the CDS mode of operation, and setting this bit low will en-
able the SHA mode of operation. Bit D3 sets the dc bias level of the AD9814’s input clamp. This bit should always be set high for
the 4 V clamp bias, unless a CCD with a reset feedthrough transient exceeding 2 V is used. If the 3 V clamp bias level is used, the
peak-to-peak input signal range to the AD9814 is reduced to 3 V maximum. Bit D2 controls the power-down mode. Setting Bit D2
high will place the AD9814 into a very low power “sleep” mode. All register contents are retained while the AD9814 is in the pow-
ered-down state.
Table II. Configuration Register Settings
D8
D7
D6
D5
D4
D3
D2
D1
D0
Set
to
0
Input Range
Internal VREF
# of Channels
CDS Operation
Input Clamp Bias
Power-Down
Set
to
Set
to
0
1 = 4 V*
0 = 2 V
1 = Enabled*
0 = Disabled
1 = 3-Ch Mode*
0 = 1-Ch Mode
1 = CDS Mode*
0 = SHA Mode
1 = 4 V*
0 = 3 V
1 = On
0 = Off (Normal)*0
*Power-on default value.
MUX Register
The MUX Register controls the sampling channel order in the AD9814. Bits D8, D3, D2, D1, and D0 should always be set low. Bit
D7 is used when operating in 3-Channel Mode. Setting Bit D7 high will sequence the MUX to sample the red channel first, then the
green channel and then the blue channel. When in this mode, the CDSCLK2 pulse always resets the MUX to sample the red channel
first (see Timing Figure 1). When Bit D7 is set low, the channel order is reversed to blue first, green second and red third. The
CDSCLK2 pulse will always reset the MUX to sample the blue channel first. Bits D6, D5, and D4 are used when operating in
1-Channel Mode. Bit D6 is set high to sample the red channel. Bit D5 is set high to sample the green channel. Bit D4 is set high to
sample the blue channel. The MUX will remain stationary during 1-Channel Mode.
Table III. MUX Register Settings
D8
D7
D6
D5
D4
D3
D2
D1
D0
Set
to
0
3-Channel Select
1-Channel Select
1-Channel Select
1-Channel Select
Set
to
0
Set
to
0
Set
to
0
Set
to
0
1 = R-G-B*
0 = B-G-R
1 = RED*
0 = Off
1 = GREEN
0 = Off*
1 = BLUE
0 = Off*
*Power-on default value.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9814KR | Complete 14-Bit CCD/CIS Signal Processor |
| AD9816-EB | Complete 12-Bit 6 MSPS CCD/CIS Signal Processor |
| AD9816JS | Complete 12-Bit 6 MSPS CCD/CIS Signal Processor |
| AD9816JS-80010 | Complete 12-Bit 6 MSPS CCD/CIS Signal Processor |
| AD9816 | Complete 12-Bit 6 MSPS CCD/CIS Signal Processor(12位的采樣速率為6MSPS的CCD/CIS信號(hào)處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9814JRRL | 功能描述:IC CCD SIGNAL PROC 14BIT 28-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類(lèi)型:觸控式傳感器 輸入類(lèi)型:數(shù)字 輸出類(lèi)型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類(lèi)型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9814KR | 制造商:Analog Devices 功能描述:AFE Video 1ADC 14-Bit 5V 28-Pin SOIC W 制造商:Analog Devices 功能描述:14 BIT 6 MSPS SCANNER ANALOG FRONT END - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:14 BIT 6 MSPS SCANNER ANALOG FRONT END - Bulk |
| AD9814KRRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 14-Bit 5V 28-Pin SOIC W 制造商:Analog Devices 功能描述:14 BIT 6 MSPS SCANNER ANALOG FRONT END - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:14 BIT 6 MSPS SCANNER ANALOG FRONT END - Bulk |
| AD9814S | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit CCD/CIS Signal Processor |
| AD9816 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Complete 12-Bit 6 MSPS CCD/CIS Signal Processor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。