欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9830
廠商: Analog Devices, Inc.
元件分類: XO, clock
英文描述: CMOS Complete DDS
中文描述: 完整的DDS的CMOS
文件頁數: 6/16頁
文件大小: 218K
代理商: AD9830
AD9830
REV. A
–6–
T E RMINOLOGY
Integral Nonlinearity
T his is the maximum deviation of any code from a straight line
passing through the endpoints of the transfer function. T he
endpoints of the transfer function are zero scale, a point 0.5
LSB below the first code transition (000 . . . 00 to 000 . . . 01)
and full scale, a point 0.5 LSB above the last code transition
(111 . . . 10 to 111 . . . 11). T he error is expressed in LSBs.
Differential Nonlinearity
T his is the difference between the measured and the ideal 1 LSB
change between two adjacent codes in the DAC.
Signal to (Noise + Distortion)
Signal to (Noise + Distortion) is measured signal to noise at the
output of the DAC. T he signal is the rms magnitude of the fun-
damental. Noise is the rms sum of all the nonfundamental sig-
nals up to half the sampling frequency (f
MCLK
/2) but excluding
the dc component. Signal to (Noise + Distortion) is dependent
on the number of quantization levels used in the digitization
process; the more levels, the smaller the quantization noise.
T he theoretical Signal to (Noise + Distortion) ratio for a sine
wave input is given by
Signal to
(
Noise
+
Distortion
) = (6.02
N
+ 1.76)
dB
where
N
is the number of bits. T hus, for an ideal 10-bit con-
verter, Signal to (Noise + Distortion) = 61.96 dB.
T otal Harmonic Distortion
T otal Harmonic Distortion (T HD) is the ratio of the rms sum
of harmonics to the rms value of the fundamental. For the
AD9830, T HD is defined as
THD
=
20log
(
V
2
2
+
V
3
2
+
V
4
V
1
2
+
V
5
2
+
V
6
2
where
V
1
is the rms amplitude of the fundamental and
V
2
,
V
3
,
V
4
,
V
5
and
V
6
are the rms amplitudes of the second through the
sixth harmonic.
Output Compliance
T he output compliance refers to the maximum voltage which
can be generated at the output of the DAC to meet the specifi-
cations. When voltages greater than that specified for the out-
put compliance are generated, the AD9830 may not meet the
specifications listed in the data sheet. For the AD9830, the
maximum voltage which can be generated by the DAC is 1V.
Spurious Free Dynamic Range
Along with the frequency of interest, harmonics of the funda-
mental frequency and images of the MCLK frequency will be
present at the output of a DDS device. T he spurious free dy-
namic range (SFDR) refers to the largest spur or harmonic
which is present in the band of interest. T he wideband SFDR
gives the magnitude of the largest harmonic or spur relative to
the magnitude of the fundamental frequency in the bandwidth
±
2 MHz about the fundamental frequency. T he narrowband
SFDR gives the attenuation of the largest spur or harmonic in a
bandwidth of
±
200 kHz and
±
50 kHz about the fundamental
frequency.
Clock Feedthrough
T here will be feedthrough from the MCLK input to the analog
output. T he clock feedthrough refers to the magnitude of the
MCLK signal relative to the fundamental frequency in the
AD9830’s output spectrum.
相關PDF資料
PDF描述
AD9830AST CMOS Complete DDS
AD9831 CMOS Complete DDS
AD9831AST CMOS Complete DDS
AD9832 CMOS Complete DDS
AD9832BRU CMOS Complete DDS
相關代理商/技術參數
參數描述
AD9830AST 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 50MHz 1-DAC 10-Bit Parallel 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:50 MHZ 10-BIT DDS DAC I.C. - Tape and Reel 制造商:Analog Devices 功能描述:IC 10BIT DAC DDS 50 MHZ SMD 9830
AD9830AST-REEL 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 50MHz 1-DAC 10-Bit Parallel 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:50 MHZ 10-BIT DDS DAC I.C. - Tape and Reel
AD9830ASTZ 功能描述:IC DDS 10BIT 50MHZ CMOS 48-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數字合成 (DDS) 系列:- 產品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 調節字寬(位):32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9830ASTZ-REEL 功能描述:IC DDS 10BIT 50MHZ CMOS 48TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數字合成 (DDS) 系列:- 產品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 調節字寬(位):32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9831 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS Complete DDS
主站蜘蛛池模板: 洛隆县| 东平县| 新疆| 天峻县| 恩施市| 安丘市| 利津县| 环江| 台中县| 丽水市| 枣强县| 兴城市| 博客| 茂名市| 汤阴县| 化德县| 红河县| 万安县| 屏东县| 大同市| 石渠县| 天气| 柘城县| 兴文县| 张北县| 陈巴尔虎旗| 涿鹿县| 分宜县| 富源县| 共和县| 浮山县| 历史| 沈阳市| 嘉荫县| 绥中县| 额敏县| 丹凤县| 岑巩县| 九龙坡区| 石门县| 长丰县|