- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373968 > AD9834 (Analog Devices, Inc.) Low Power, +2.3 V to +5.5 V, 50 MHz Complete DDS PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9834 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Low Power, +2.3 V to +5.5 V, 50 MHz Complete DDS |
| 中文描述： | 低功耗，2.3 V至5.5 V，50 MHz的完整的DDS |
| 文件頁(yè)數(shù)： | 8/20頁(yè) |
| 文件大小： | 236K |
| 代理商： | AD9834 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
AD9834
TERMINOLOGY
–
8
–
REV PrM
PRELIMINARY TECHNICAL DATA
Integral Nonlinearity
This is the maximum deviation of any code from a
straight line passing through the endpoints of the transfer
function. The endpoints of the transfer function are zero
scale, a point 0.5 LSB below the first code transition
(000 . . . 00 to 000 . . . 01) and full scale, a point 0.5 LSB
above the last code transition (111 . . . 10 to 111 . . . 11).
The error is expressed in LSBs.
Differential Nonlinearity
This is the difference between the measured and ideal 1
LSB change between two adjacent codes in the DAC. A
specified differential nonlinearity of
±1 LSB maximium ensures
monotonicity.
Output Compliance
The output compliance refers to the maximum voltage
that can be generated at the output of the DAC to meet
the specifications. When voltages greater than that speci-
fied for the output compliance are generated, the AD9834
may not meet the specifications listed in the data sheet.
Spurious Free Dynamic Range
Along with the frequency of interest, harmonics of the
fundamental frequency and images of the these frequencies
are present at the output of a DDS device. The spurious
free dynamic range (SFDR) refers to the largest spur or
harmonic which is present in the band of interest. The
wide band SFDR gives the magnitude of the largest har-
monic or spur relative to the magnitude of the fundamental
frequency in the 0 to Nyquist bandwidth. The narrow band
SFDR gives the attenuation of the largest spur or harmonic
in a bandwidth of ±200 kHz about the fundamental fre-
quency.
Total Harmonic Distortion
Total Harmonic Distortion (THD) is the ratio of the rms
sum of harmonics to the rms value of the fundameltal. For
the AD9834, THD is defined as:
THD = 20 log
√(
V
22
+ V
32
+ V
42
+ V
52
+ V
62
)/V
1
where V
1
is the rms amplitude of the fundamental and V
2
,
V
3
, V
4
, V
5
and V
6
are the rms amplitudes of the second
through thre sixth harmonic.
Signal-to-Noise Ratio (SNR)
S/N is the ratio of the rms value of the measured output
signal to the rms sum of all other spectral components
below the Nyquist frequency, excluding the first six har-
monics and dc. The value for SNR is expressed in
decibels.
Clock Feedthrough
There will be feedthrough from the MCLK input to the
analog output. Clock feedthrough refers to the magnitude
of the MCLK signal relative to the fundamental frequency
in the AD9834’s output spectrum.
THEORY OF OPERATION
Sine waves are typically thought of in terms of their
magnitude form a(t) = sin (
ω
t). However, these are
nonlinear and not easy to generate except through piece
wise construction. On the other hand, the angular
information is linear in nature. That is, the phase angle
rotates through a fixed angle for each unit of time. The
angular rate depends on the frequency of the signal by the
traditional rate of
ω
= 2
π
f.
Figure 5. Sine Wave
Knowing that the phase of a sine wave is linear and given
a reference interval (clock period), the phase rotation for
that period can be determined.
Phase
=
ωδ
t
Solving for
ω
ω
=
Phase
/
δ
t = 2
π
f
Solving for f and substituting the reference clock
frequency for the reference period (1/f
MCLK
=
δ
t)
f
=
Phase
x
f
MCLK
/2
π
The AD9834 builds the output based on this simple
equation. A simple DDS chip can implement this
equation with three major subcircuits:
Numerical Controlled Oscillator + Phase Modulator
SIN ROM
Digital- to- Analog Convertor.
Each of these sub-circuits are discussed in the following
section.
MAGNITUDE
PHASE
+1
0
- 1
2
π
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9834BRU | Low Power, +2.3 V to +5.5 V, 50 MHz Complete DDS |
| AD9835 | 50 MHz CMOS Complete DDS |
| AD9835BRU | 50 MHz CMOS Complete DDS |
| AD9840 | Complete 10-Bit 40 MSPS CCD Signal Processor |
| AD9840AJST | Complete 10-Bit 40 MSPS CCD Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9834_10 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:20 mW Power, 2.3 V to 5.5 V,75 MHz Complete DDS |
| AD9834BRU | 功能描述:IC DDS W/COMP 2.3V 50MHZ 20TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9834BRU-REEL | 功能描述:IC DDS 10BIT 50MHZ LP 20-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9834BRU-REEL7 | 功能描述:IC DDS 10BIT 50MHZ LP 20-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9834BRUZ | 功能描述:IC DDS 10BIT 50MHZ LP 20-TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。