欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): AD9842AJST
廠商: ANALOG DEVICES INC
元件分類: 消費(fèi)家電
英文描述: Complete 20 MSPS CCD Signal Processors
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP48
封裝: PLASTIC, LQFP-48
文件頁數(shù): 8/23頁
文件大小: 272K
代理商: AD9842AJST
REV. 0
AD9841A/AD9842A
–8–
DEFINITIONS OF SPECIFICATIONS
DIFFERENTIAL NONLINEARITY (DNL)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Thus every code
must have a finite width. No missing codes guaranteed to 12-bit
resolution indicates that all 4096 codes, respectively, must be
present over all operating conditions.
PEAK NONLINEARITY
Peak nonlinearity, a full signal chain specification, refers to the
peak deviation of the output of the AD984x from a true straight
line. The point used as “zero scale” occurs 1/2 LSB before the
first code transition. “Positive full scale” is defined as a Level 1,
1/2 LSB beyond the last code transition. The deviation is measured
from the middle of each particular output code to the true straight
line. The error is then expressed as a percentage of the 2 V ADC
full-scale signal. The input signal is always appropriately gained up
to fill the ADC’s full-scale range.
TOTAL OUTPUT NOISE
The rms output noise is measured using histogram techniques.
The standard deviation of the ADC output codes is calculated
in LSB, and represents the rms noise level of the total signal
chain at the specified gain setting. The output noise can be
converted to an equivalent voltage, using the relationship 1 LSB
= (ADC Full Scale/2
N
codes) when N is the bit resolution of the
ADC. For the AD9842A, 1 LSB is 500
μ
V, and for the AD9841A,
1 LSB is 2 mV.
POWER SUPPLY REJECTION (PSR)
The PSR is measured with a step change applied to the supply
pins. This represents a very high frequency disturbance on the
AD984xA’s power supply. The PSR specification is calculated
from the change in the data outputs for a given step change in
the supply voltage.
INTERNAL DELAY FOR SHP/SHD
The internal delay (also called aperture delay) is the time delay
that occurs from when a sampling edge is applied to the AD984xA
until the actual sample of the input signal is held. Both SHP and
SHD sample the input signal during the transition from low to
high, so the internal delay is measured from each clock’s rising
edge to the instant the actual internal sample is taken.
EQUIVALENT INPUT CIRCUITS
330
DVDD
DVSS
Figure 1. Digital Inputs—SHP, SHD, DATACLK, CLPOB,
CLPDM, HD, VD, PBLK, SCK, SL
DVDD
DVSS
DRVSS
DRVDD
THREE-
STATE
DATA
DOUT
Figure 2. Data Outputs—D0–D9 (D11)
60
ACVDD
ACVSS
ACVSS
Figure 3. CCDIN (Pin 30)
330
DVDD
DVSS
DVDD
DVSS
DVSS
DATA IN
RNW
DATA OUT
Figure 4. SDATA (Pin 47)
相關(guān)PDF資料
PDF描述
AD9843A Complete 10-Bit 20 MSPS CCD Signal Processor
AD9843AJST Complete 10-Bit 20 MSPS CCD Signal Processor
AD9844 Complete 12-Bit 20 MSPS CCD Signal Processor
AD9844A Complete 12-Bit 20 MSPS CCD Signal Processor
AD9844AJST Complete 12-Bit 20 MSPS CCD Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9842AJSTRL 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3.3V 48-Pin LQFP T/R 制造商:Analog Devices 功能描述:AFE VID 1ADC 10-BIT 3.3V 48LQFP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:12 BIT 20 MHZ ANALOG FRONT END - Tape and Reel
AD9842AJSTZ 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9842-EB 制造商:Analog Devices 功能描述:12 BIT 20 MHZ ANALOG FRONT END - Bulk
AD9843A 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 10-Bit 20 MSPS CCD Signal Processor
AD9843AJST 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3.3V 48-Pin LQFP 制造商:Analog Devices 功能描述:AFE VID 1ADC 10-BIT 3.3V 48LQFP - Bulk 制造商:Rochester Electronics LLC 功能描述:10 BIT 20 MSPS CCD SIGNAL PROCESSOR - Bulk
主站蜘蛛池模板: 南昌县| 攀枝花市| 长乐市| 延川县| 镇巴县| 郯城县| 阿巴嘎旗| 象山县| 博乐市| 怀集县| 淮滨县| 买车| 乌拉特中旗| 榆林市| 拉萨市| 陇南市| 沂水县| 枝江市| 涪陵区| 临猗县| 吉林省| 五华县| 专栏| 贺州市| 大田县| 彭水| 唐海县| 武义县| 崇阳县| 双峰县| 恩平市| 襄樊市| 通化县| 策勒县| 牡丹江市| 青州市| 九龙县| 隆子县| 乐都县| 宾阳县| 安陆市|