- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373970 > AD9883ABST-RL140 (ANALOG DEVICES INC) 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9883ABST-RL140 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| 封裝： | PLASTIC, MS-026BEC, LQFP-80 |
| 文件頁(yè)數(shù)： | 12/28頁(yè) |
| 文件大小： | 229K |
| 代理商： | AD9883ABST-RL140 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
REV. B
AD9883A
–12–
The PLL characteristics are determined by the loop filter design, by
the PLL Charge Pump Current, and by the VCO range setting.
The loop filter design is illustrated in Figure 6. Recommended
settings of VCO range and charge pump current for VESA
standard display modes are listed in Table V.
C
P
0.0082 F
0.082 F C
Z
2.7k R
Z
FILT
PV
D
Figure 6. PLL Loop Filter Detail
Four programmable registers are provided to optimize the per-
formance of the PLL. These registers are:
1. The 12-Bit Divisor Register. The input Hsync frequencies
range from 15 kHz to 110 kHz. The PLL multiplies the
frequency of the Hsync signal, producing pixel clock
frequencies in the range of 12 MHz to 110 MHz. The
Divisor Register controls the exact multiplication factor.
This register may be set to any value between 221 and 4095.
(The divide ratio that is actually used is the programmed
divide ratio plus one.)
2. The 2-Bit VCO Range Register. To improve the noise
performance of the AD9883A, the VCO operating frequency
range is divided into three overlapping regions. The VCO
Range Register sets this operating range. The frequency
ranges for the lowest and highest regions are shown in Table II.
Table II. VCO Frequency Ranges
Pixel Clock Range (MHz)
AD9883AKST
PV1
PV0
AD9883ABST
0
0
1
1
0
1
0
1
12–32
32–64
64–110
110–140
12–30
30–60
60–120
120–140
3. The 3-Bit Charge Pump Current Register. This register
allows the current that drives the low-pass loop filter to be
varied. The possible current values are listed in Table III.
Table III. Charge Pump Current/Control Bits
Ip2
Ip1
Ip0
Current ( A)
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
50
100
150
250
350
500
750
1500
4. The 5-Bit Phase Adjust Register. The phase of the generated
sampling clock may be shifted to locate an optimum sampling
point within a clock cycle. The Phase Adjust Register provides
32 phase-shift steps of 11.25
°
each. The Hsync signal with
an identical phase shift is available through the HSOUT pin.
The COAST pin is used to allow the PLL to continue to run
at the same frequency, in the absence of the incoming Hsync
signal or during disturbances in Hsync (such as equalization
pulses). This may be used during the vertical sync period, or
any other time that the Hsync signal is unavailable. The
polarity of the COAST signal may be set through the Coast
Polarity Register. Also, the polarity of the Hsync signal
may be set through the Hsync Polarity Register. If not
using automatic polarity detection, the Hsync and COAST
Polarity bits should be set to match the respective polarities
of the input signals.
Power Management
The AD9883A uses the activity detect circuits, the active inter-
face bits in the serial bus, the active interface override bits, and
the power-down bit to determine the correct power state. There
are three power states, full-power, seek mode, and power-down.
Table IV summarizes how the AD9883A determines what power
mode to be in and which circuitry is powered on/off in each of
these modes. The power-down command has priority over the
automatic circuitry.
Table IV. Power-Down Mode Descriptions
Inputs
Power-
Down
1
Sync
Detect
2
Powered On or
Comments
Mode
Full-Power
1
1
Everything
Seek Mode
1
0
Serial Bus, Sync
Activity Detect, SOG,
Band Gap Reference
Power-Down
0
X
Serial Bus, Sync
Activity Detect, SOG,
Band Gap Reference
NOTES
1
Power-down is controlled via Bit 1 in serial bus register 0FH.
2
Sync detect is determined by OR-ing Bits 7, 4, and 1 in serial bus register 14H.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9883AKST-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883AKST-140 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883A | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883ABST-RL110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883ABST-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9883ABSTZ-110 | 功能描述:IC FLAT PANEL INTERFACE 80-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9883ABSTZ-140 | 功能描述:IC INTERFACE FLAT 140MHZ 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9883ABSTZ-RL110 | 功能描述:IC INTERFACE FLAT 110MHZ 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9883ABSTZ-RL140 | 功能描述:IC INTERFACE FLAT 140MHZ 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| AD9883AKST-1 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。