欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9883AKST-110
廠商: ANALOG DEVICES INC
元件分類: 消費家電
英文描述: 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP80
封裝: PLASTIC, MS-026BEC, LQFP-80
文件頁數: 13/28頁
文件大小: 229K
代理商: AD9883AKST-110
REV. B
AD9883A
–13–
Table V. Recommended VCO Range and Charge Pump Current Settings for Standard Display Formats
Refresh
Rate
Horizontal
Frequency
AD9883AKST
VCORNGE
AD9883ABST
VCORNGE
Standard
Resolution
640
×
480
Pixel Rate
Current
Current
VGA
60 Hz
72 Hz
75 Hz
85 Hz
31.5 kHz
37.7 kHz
37.5 kHz
43.3 kHz
25.175 MHz
31.500 MHz
31.500 MHz
36.000 MHz
00
00
00
01
110
110
110
100
00
01
01
01
011
010
010
010
SVGA
800
×
600
56 Hz
60 Hz
72 Hz
75 Hz
85 Hz
35.1 kHz
37.9 kHz
48.1 kHz
46.9 kHz
53.7 kHz
36.000 MHz
40.000 MHz
50.000 MHz
49.500 MHz
56.250 MHz
01
01
01
01
01
100
100
101
101
101
01
01
01
01
01
010
011
100
100
101
XGA
1024
×
768
60 Hz
70 Hz
75 Hz
80 Hz
85 Hz
48.4 kHz
56.5 kHz
60.0 kHz
64.0 kHz
68.3 kHz
65.000 MHz
75.000 MHz
78.750 MHz
85.500 MHz
94.500 MHz
10
10
10
10
10
101
100
100
101
101
10
10
10
10
10
011
011
011
100
100
SXGA
1280
×
1024
60 Hz
75 Hz
64.0 kHz
80.0 kHz
108.000 MHz
135.000 MHz
10
11
110
110
10
11
101
101
Timing
The following timing diagrams show the operation of the
AD9883A.
The output data clock signal is created so that its rising edge
always occurs between data transitions, and can be used to latch
the output data externally.
There is a pipeline in the AD9883A, which must be flushed
before valid data becomes available. This means four data sets
are presented before valid data is available.
t
PER
t
CYCLE
t
SKEW
DATACK
DATA
HSOUT
Figure 7. Output Timing
Hsync Timing
Horizontal Sync (Hsync) is processed in the AD9883A to elimi-
nate ambiguity in the timing of the leading edge with respect to
the phase-delayed pixel clock and data.
The Hsync input is used as a reference to generate the pixel
sampling clock. The sampling phase can be adjusted, with respect
to Hsync, through a full 360
°
in 32 steps via the Phase Adjust
Register (to optimize the pixel sampling time). Display systems
use Hsync to align memory and display write cycles, so it is
important to have a stable timing relationship between Hsync
output (HSOUT) and data clock (DATACK).
Three things happen to Horizontal Sync in the AD9883A. First,
the polarity of Hsync input is determined and will thus have a
known output polarity. The known output polarity can be pro-
grammed either active high or active low (register 0EH, Bit 5).
Second, HSOUT is aligned with DATACK and data outputs.
Third, the duration of HSOUT (in pixel clocks) is set via regis-
ter 07H. HSOUT is the sync signal that should be used to drive
the rest of the display system.
Coast Timing
In most computer systems, the Hsync signal is provided con-
tinuously on a dedicated wire. In these systems, the COAST
input and function are unnecessary, and should not be used and
the pin should be permanently connected to the inactive state.
In some systems, however, Hsync is disturbed during the Vertical
Sync period (Vsync). In some cases, Hsync pulses disappear.
In other systems, such as those that employ Composite Sync
(Csync) signals or embedded Sync-on-Green (SOG), Hsync
includes equalization pulses or other distortions during Vsync. To
avoid upsetting the clock generator during Vsync, it is impor-
tant to ignore these distortions. If the pixel clock PLL sees
extraneous pulses, it will attempt to lock to this new frequency,
and will have changed frequency by the end of the Vsync period.
It will then take a few lines of correct Hsync timing to recover
at the beginning of a new frame, resulting in a “tearing” of the
image at the top of the display.
The COAST input is provided to eliminate this problem. It is
an asynchronous input that disables the PLL input and allows
the clock to free-run at its then-current frequency. The PLL can
free-run for several lines without significant frequency drift.
相關PDF資料
PDF描述
AD9883AKST-140 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
AD9883A 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
AD9883ABST-RL110 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
AD9883ABST-110 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
AD9883ABST-140 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
相關代理商/技術參數
參數描述
AD9883AKST-140 制造商:Analog Devices 功能描述:ADC Triple 140Msps 8-bit Parallel 80-Pin LQFP 制造商:Analog Devices 功能描述:IC INTERFACE ANALOG
AD9883AKSTZ-110 功能描述:IC FLAT PANEL INTERFACE 80-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產品:NXP - I2C Interface 標準包裝:1 系列:- 應用:2 通道 I²C 多路復用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
AD9883AKSTZ-110 制造商:Analog Devices 功能描述:IC ANALOG INTERFACE
AD9883AKSTZ-140 功能描述:IC FLAT PANEL INTERFACE 80-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產品:NXP - I2C Interface 標準包裝:1 系列:- 應用:2 通道 I²C 多路復用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
AD9883AKSTZ-RL110 功能描述:IC INTERFACE FLAT 110MHZ 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標準包裝:3,000 系列:- 應用:PDA,便攜式音頻/視頻,智能電話 接口:I²C,2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應商設備封裝:24-QFN 裸露焊盤(4x4) 包裝:帶卷 (TR) 安裝類型:表面貼裝 產品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
主站蜘蛛池模板: 盐边县| 威信县| 馆陶县| 浮山县| 永顺县| 缙云县| 瑞安市| 衡山县| 奉化市| 梁河县| 京山县| 苗栗市| 谢通门县| 昌江| 大庆市| 上犹县| 青川县| 布拖县| 江源县| 东兴市| 金坛市| 武威市| 洛阳市| 北票市| 乐清市| 綦江县| 西安市| 彭州市| 瓦房店市| 竹北市| 洛川县| 东阳市| 沈阳市| 灵山县| 南皮县| 宁国市| 哈尔滨市| 建昌县| 正定县| 大庆市| 师宗县|