- 您現在的位置：買賣IC網 > PDF目錄373971 > AD9943KCPZRL (ANALOG DEVICES INC) Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors PDF資料下載
參數資料
| 型號： | AD9943KCPZRL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC32 |
| 封裝： | 5 X 5 MM, LEAD FREE, MO-220-VHHD-2, LFCSP-32 |
| 文件頁數： | 10/20頁 |
| 文件大小： | 485K |
| 代理商： | AD9943KCPZRL |
AD9943/AD9944
TERMINOLOGY
Rev. B | Page 10 of 20
Differential Nonlinearity (DNL)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Therefore
every code must have a finite width. No missing codes
guaranteed to 10-bit resolution indicates that all 1024 codes,
respectively, must be present over all operating conditions.
Peak Nonlinearity
Peak nonlinearity, a full-signal chain specification, refers to the
peak deviation of the output of the AD9943/AD9944 from a
true straight line. The point used as zero scale occurs 1/2 LSB
before the first code transition. Positive full scale is defined as a
level 1 1/2 LSB beyond the last code transition. The deviation is
measured from the middle of each particular output code to the
true straight line. The error is then expressed as a percentage of
the 2 V ADC full-scale signal. The input signal is always
appropriately gained up to fill the ADC’s full-scale range.
Total Output Noise
The rms output noise is measured using histogram techniques.
The standard deviation of the ADC output codes is calculated
in LSB and represents the rms noise level of the total signal
chain at the specified gain setting. The output noise can be
converted to an equivalent voltage, using the relationship
(
codes
Scale
Full
ADC
2
LSB
1
=
)
N
where
N
is the bit resolution of the ADC. For example, 1 LSB of
the AD9943 is 1.95 mV.
Power Supply Rejection (PSR)
The PSR is measured with a step change applied to the supply
pins. This represents a very high frequency disturbance on the
AD9943/AD9944’s power supply. The PSR specification is
calculated from the change in the data outputs for a given
step change in the supply voltage.
Internal Delay for SHP/SHD
The internal delay (also called aperture delay) is the time delay
that occurs from the time a sampling edge is applied to the
AD9943/AD9944 until the actual sample of the input signal is
held. Both SHP and SHD sample the input signal during the
transition from low to high, so the internal delay is measured
from each clock’s rising edge to the instant the actual internal
sample is taken.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9944KCP | Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
| AD9944KCPRL | Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
| AD9944KCPZ | Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
| AD9944KCPZRL | Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
| AD9943KCP | Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9943KCPZRL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
| AD9943-WAFER | 功能描述:IC CCD SIGNAL PROCESSOR 制造商:analog devices inc. 系列:- 包裝:散裝 零件狀態:上次購買時間 類型:CCD 信號處理器，10 位 輸入類型:邏輯 輸出類型:邏輯 接口:3 線串口 電流 - 電源:- 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:模具 供應商器件封裝:模具 標準包裝:1 |
| AD9944 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
| AD9944KCP | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:12 BIT 25 MHZ ANALOG FRONT END CONVERTER - Bulk |
| AD9944KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V 32-Pin LFCSP EP T/R 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
發布緊急采購，3分鐘左右您將得到回復。