- 您現在的位置：買賣IC網 > PDF目錄373976 > ADCMP552BRQ (ANALOG DEVICES INC) Single Supply High Speed PECL Comparators PDF資料下載
參數資料
| 型號： | ADCMP552BRQ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 運動控制電子 |
| 英文描述： | Single Supply High Speed PECL Comparators |
| 中文描述： | COMPARATOR, 10000 uV OFFSET-MAX, PDSO20 |
| 封裝： | MO-137AD, QSOP-20 |
| 文件頁數： | 10/14頁 |
| 文件大小： | 522K |
| 代理商： | ADCMP552BRQ |
ADCMP551/ADCMP552/ADCMP553
Preliminary Technical Data
TIMING INFORMATION
Rev. PrB | Page 10 of 14
50%
50%
V
REF
± V
OS
50%
DIFFERENTIAL
INPUT VOLTAGE
LATCH ENABLE
Q OUTPUT
Q OUTPUT
LATCH ENABLE
t
H
t
PDL
t
PDH
t
PLOH
t
PLOL
t
R
t
F
V
IN
V
OD
t
S
t
PL
0
Figure 16. System Timing Diagram
Figure 16 shows the compare and latch features of the ADCMP55x family. Table 4 describes the terms in the diagram.
Table 4. Timing Descriptions
Symbol
Timing
t
PDH
Input to Output High Delay
Description
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output low-to-high transition
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output high-to-low transition
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output low-to-high transition
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output high-to-low transition
Minimum time after the negative transition of the latch enable signal that the input signal
must remain unchanged to be acquired and held at the outputs
Minimum time the latch enable signal must be high to acquire an input signal change
Minimum time before the negative transition of the latch enable signal that an input
signal change must be present to be acquired and held at the outputs
Amount of time required to transition from a low to a high output as measured at the
20% and 80% points
Amount of time required to transition from a high to a low output as measured at the
20% and 80% points
Difference between the differential input and reference input voltages
t
PDL
Input to Output Low Delay
t
PLOH
Latch Enable to Output High Delay
t
PLOL
Latch Enable to Output Low Delay
t
H
Minimum Hold Time
t
PL
t
S
Minimum Latch Enable Pulse Width
Minimum Setup Time
t
R
Output Rise Time
t
F
Output Fall Time
V
OD
Voltage Overdrive
相關PDF資料 |
PDF描述 |
|---|---|
| ADCMP553 | Single Supply High Speed PECL Comparators |
| ADCMP553BRM | Single Supply High Speed PECL Comparators |
| ADCMP561 | Dual High Speed PECL Comparators |
| ADCMP561BRQ | Dual High Speed PECL Comparators |
| ADCMP562 | Dual High Speed PECL Comparators |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADCMP552BRQZ | 功能描述:IC COMPARATOR PECL/LVPECL 20QSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:帶電壓基準 元件數:4 輸出類型:開路漏極 電壓 - 電源，單路/雙路(±):2.5 V ~ 11 V，±1.25 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:10mV @ 5V 電流 - 輸入偏壓（最小值）:- 電流 - 輸出（標準）:0.015mA @ 5V 電流 - 靜態（最大值）:8.5µA CMRR, PSRR（標準）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:- 磁滯:- 工作溫度:0°C ~ 70°C 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 安裝類型:表面貼裝 包裝:管件 產品目錄頁面:1386 (CN2011-ZH PDF) |
| ADCMP553 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Supply, High Speed PECL/LVPECL Comparators |
| ADCMP553BRM | 制造商:Analog Devices 功能描述:Comparator Single 5.25V 8-Pin MSOP 制造商:Analog Devices 功能描述:COMPARATOR SGL 5.25V 8MSOP - Rail/Tube 制造商:Analog Devices 功能描述:3.3V to 5V 1 0.75ns Rp[^ 8MSOP Tube 制造商:Analog Devices 功能描述:IC COMPARATOR HIGH SPEED |
| ADCMP553BRMZ | 功能描述:IC COMPARATOR PECL/LVPECL 8MSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 標準包裝:1 系列:- 類型:通用 元件數:1 輸出類型:CMOS，開路集電極，TTL 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:7mV @ 5V 電流 - 輸入偏壓（最小值）:0.25µA @ 5V 電流 - 輸出（標準）:84mA @ 5V 電流 - 靜態（最大值）:120µA CMRR, PSRR（標準）:- 傳輸延遲（最大）:600ns 磁滯:- 工作溫度:-40°C ~ 85°C 封裝/外殼:SC-74A，SOT-753 安裝類型:表面貼裝 包裝:剪切帶 (CT) 產品目錄頁面:1268 (CN2011-ZH PDF) 其它名稱:*LMV331M5*LMV331M5/NOPBLMV331M5CT |
| ADCMP553BRMZ | 制造商:Analog Devices 功能描述:IC, HIGH SPEED COMP, SINGLE, 500PS MSOP8 |
發布緊急采購，3分鐘左右您將得到回復。