
ADCMP563/ADCMP564
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
Rev. A | Page 6 of 16
0
ADCMP563
TOP VIEW
(Not to Scale)
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
–INA
+INA
QA
QA
GND
V
EE
LEA
LEA
–INB
+INB
QB
QB
GND
V
CC
LEB
LEB
0
ADCMP564
TOP VIEW
(Not to Scale)
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
–INA
QA
QA
GND
V
EE
LEA
LEA
GND
+INA
HYSA
–INB
QB
QB
GND
V
CC
LEB
LEB
GND
+INB
HYSB
Figure 4. ADCMP563 16-Lead QSOP Pin Configuration
Figure 5. ADCMP564 20-Lead QSOP Pin Configuration
Table 3. Pin Function Descriptions
Pin No.
ADCMP563
ADCMP564
1
1
2
Mnemonic
GND
QA
Function
Analog Ground.
One of two complementary outputs for Channel A. QA is logic high if the analog voltage at the
noninverting input is greater than the analog voltage at the inverting input (provided the
comparator is in compare mode). See the description of Pin LEA for more information.
One of two complementary outputs for Channel A. QA is logic low if the analog voltage at the
noninverting input is greater than the analog voltage at the inverting input (provided the
comparator is in compare mode). See the description of Pin LEA for more information.
Analog Ground.
One of two complementary inputs for Channel A Latch Enable. In compare mode (logic high),
the output tracks changes at the input of the comparator. In latch mode (logic low), the output
reflects the input state just prior to the comparator being placed in the latch mode. LEA must
be driven in conjunction with LEA. If left unconnected, the comparator defaults to compare
mode.
One of two complementary inputs for Channel A Latch Enable. In compare mode (logic low),
the output tracks changes at the input of the comparator. In latch mode (logic high), the
output reflects the input state just prior to the comparator being placed in the latch mode. LEA
must be driven in conjunction with LEA. If left unconnected, the comparator defaults to
compare mode.
Negative Supply Terminal.
Inverting Analog Input of the Differential Input Stage for Channel A. The inverting A input must
be driven in conjunction with the noninverting A input.
Noninverting Analog Input of the Differential Input Stage for Channel A. The noninverting A
input must be driven in conjunction with the inverting A input.
Programmable Hysteresis Input.
Programmable Hysteresis Input.
Noninverting Analog Input of the Differential Input Stage for Channel B. The noninverting B
input must be driven in conjunction with the inverting B input.
Inverting Analog Input of the Differential Input Stage for Channel B. The inverting B input must
be driven in conjunction with the noninverting B input.
Positive Supply Terminal.
One of two complementary inputs for Channel B Latch Enable. In compare mode (logic low),
the output tracks changes at the input of the comparator. In latch mode (logic high), the
output reflects the input state just prior to the comparator being placed in the latch mode. LEB
must be driven in conjunction with LEB. If left unconnected, the comparator defaults to
compare mode.
2
3
QA
3
4
4
5
GND
LEA
5
6
LEA
6
7
7
8
V
EE
INA
8
9
+INA
9
10
11
12
HYSA
HYSB
+INB
10
13
INB
11
12
14
15
V
CC
LEB