- 您現在的位置：買賣IC網 > PDF目錄373977 > ADCMP609BRMZ-REEL71 (Analog Devices, Inc.) Replacement for Texas Instruments part number LM107JB. Buy from authorized manufacturer Rochester Electronics. PDF資料下載
參數資料
| 型號： | ADCMP609BRMZ-REEL71 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Replacement for Texas Instruments part number LM107JB. Buy from authorized manufacturer Rochester Electronics. |
| 中文描述： | 軌到軌，快速，低功耗2.5 V至5.5 V，單電源TTL / CMOS電比較 |
| 文件頁數： | 8/12頁 |
| 文件大小： | 229K |
| 代理商： | ADCMP609BRMZ-REEL71 |
ADCMP609
APPLICATION INFORMATION
POWER/GROUND LAYOUT AND BYPASSING
The ADCMP609 comparator is a high speed device. Despite
the low noise output stage, it is essential to use proper high
speed design techniques to achieve the specified performance.
Because comparators are uncompensated amplifiers, feedback
in any phase relationship is likely to cause oscillations or
undesired hysteresis. Of critical importance is the use of low
impedance supply planes, particularly the output supply plane
(V
CC
) and the ground plane (GND). Individual supply planes
are recommended as part of a multilayer board. Providing the
lowest inductance return path for switching currents ensures
the best possible performance in the target application.
It is also important to adequately bypass the input and output
supplies. A 0.1 μF bypass capacitor should be placed as close
as possible to each V
CC
supply pin. The capacitor should be con-
nected to the GND plane with redundant vias placed to provide
a physically short return path for output currents flowing back
from ground to the V
CC
pin. High frequency bypass capacitors
should be carefully selected for minimum inductance and ESR.
Parasitic layout inductance should also be strictly controlled to
maximize the effectiveness of the bypass at high frequencies.
TTL-/CMOS-COMPATIBLE OUTPUT STAGE
Specified propagation delay performance can be achieved only
by keeping the capacitive load at or below the specified minimums.
The outputs of the ADCMP609 are designed to directly drive
one Schottky TTL or three low power Schottky TTL loads (or
an equivalent). For large fan outputs, buses, or transmission
lines, use an appropriate buffer to maintain the excellent speed
and stability of the comparator.
With the rated 15 pF load capacitance applied, more than half
of the total device propagation delay is output stage slew time.
Because of this, the total propagation delay decreases as V
CC
decreases, and instability in the power supply may appear as
excess delay dispersion.
Delay is measured to the 50% point for whatever supply is in
use; thus, the fastest times are observed with the V
CC
supply at
2.5 V, and larger values are observed when driving loads that
switch at other levels.
Overdrive and input slew rate dispersions are not significantly
affected by output loading and V
CC
variations.
Rev. 0 | Page 8 of 12
The TTL-/CMOS-compatible output stage is shown in the
simplified schematic diagram (Figure 11). Because of its
inherent symmetry and generally good behavior, this output
stage is readily adaptable for driving various filters and other
unusual loads.
OUTPUT
Q2
Q1
+IN
–IN
OUTPUT STAGE
V
LOGIC
GAIN STAGE
A2
A1
A
V
0
Figure 11. Simplified Schematic Diagram of
TTL-/CMOS-Compatible Output Stage
OPTIMIZING PERFORMANCE
As with any high speed comparator, proper design and layout tech-
niques are essential for obtaining the specified performance. Stray
capacitance, inductance, common power and ground impedances,
or other layout issues can severely limit performance and often
cause oscillation. The source impedance should be minimized
as much as is practicable. High source impedance, in combination
with the parasitic input capacitance of the comparator, causes an
undesirable degradation in bandwidth at the input, thus degrading
the overall response. Higher impedances encourage undesired
coupling.
COMPARATOR PROPAGATION DELAY DISPERSION
The ADCMP609 comparator is designed to reduce propagation
delay dispersion over a wide input overdrive range of 10 mV to
V
CC
– 1 V Propagation delay dispersion is the variation in propa-
gation delay that results from a change in the degree of overdrive
or slew rate (how far or how fast the input signal exceeds the
switching threshold).
相關PDF資料 |
PDF描述 |
|---|---|
| ADCMP670 | Dual Low Power 1.5% Comparator With 400 mV Reference |
| ADCMP670_07 | Dual Low Power 1.5% Comparator With 400 mV Reference |
| ADCMP670-1YUJZ-RL7 | Dual Low Power 1.5% Comparator With 400 mV Reference |
| ADD8502 | Circular Connector; No. of Contacts:128; Series:LJT00R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:25-35 |
| ADD8504WRUZ | 4-, 5-, 6-Channel, Muxed Input Line Inversion LCD Gamma Buffers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADCMP610BRJZ-RL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADCMP670 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Low Power 1.5% Comparator With 400 mV Reference |
| ADCMP670_07 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Low Power 1.5% Comparator With 400 mV Reference |
| ADCMP670-1AUJ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Comparators with 400mV Reference |
| ADCMP670-1YUJZ-RL7 | 功能描述:IC COMPARATOR DUAL OD TSOT-23-6 RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 標準包裝:1 系列:- 類型:通用 元件數:1 輸出類型:CMOS，開路集電極，TTL 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:7mV @ 5V 電流 - 輸入偏壓（最小值）:0.25µA @ 5V 電流 - 輸出（標準）:84mA @ 5V 電流 - 靜態（最大值）:120µA CMRR, PSRR（標準）:- 傳輸延遲（最大）:600ns 磁滯:- 工作溫度:-40°C ~ 85°C 封裝/外殼:SC-74A，SOT-753 安裝類型:表面貼裝 包裝:剪切帶 (CT) 產品目錄頁面:1268 (CN2011-ZH PDF) 其它名稱:*LMV331M5*LMV331M5/NOPBLMV331M5CT |
發布緊急采購，3分鐘左右您將得到回復。