- 您現在的位置：買賣IC網 > PDF目錄373980 > ADE7169ASTZF16 (ANALOG DEVICES INC) Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver PDF資料下載
參數資料
| 型號： | ADE7169ASTZF16 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 模擬信號調理 |
| 英文描述： | Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, QCC64 |
| 封裝： | 9 X 9 MM, ROHS COMPLIANT, MO-22-VMMD-4, LFCSP-64 |
| 文件頁數： | 41/140頁 |
| 文件大小： | 1359K |
| 代理商： | ADE7169ASTZF16 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁
Preliminary Technical Data
ADE7169F16
Rev. PrD | Page 41 of 140
2
CYCEND
Logic one indicates the end of the energy accumulation over an integer number of half
line cycles.
Logic one indicates that no zero crossing on the line voltage happened for the last
ZXTOUT half line cycles.
Logic one indicates detection of a zero crossing in the voltage channel.
1
ZXTO
0
ZX
Table 38. Interrupt Enable Register 1 SFR (MIRQENL, 0xD9)
Bit
Location
7-6
Reserved
5
FAULTSIGN
Interrupt Flag
Description
Reserved.
When this bit is set, the FAULTSIGN bit set creates a pending ADE interrupt to the 8052
core.
When this bit is set, the VARSIGN bit set creates a pending ADE interrupt to the 8052 core.
When this bit is set, the APSIGN bit set creates a pending ADE interrupt to the 8052 core.
When this bit is set, the VANOLOAD bit set creates a pending ADE interrupt to the 8052
core.
When this bit is set, the RNOLOAD bit set creates a pending ADE interrupt to the 8052
core.
When this bit is set, the APNOLOAD bit set creates a pending ADE interrupt to the 8052
core.
4
3
2
VARSIGN
APSIGN
VANOLOAD
1
RNOLOAD
0
APNOLOAD
Table 39. Interrupt Enable Register 2 SFR (MIRQENM, 0xDA)
Bit
Location
7
CF2
6
CF1
5
VAEOF
4
REOF
3
AEOF
2
VAEHF
1
REHF
0
AEHF
Table 40. Interrupt Enable Register 3 SFR (MIRQENH, 0xDB)
Bit
Location
7-6
-
5
WFSM
4
PKI
3
PKV
2
CYCEND
1
ZXTO
0
ZX
Interrupt Flag
Description
When this bit is set, a CF2 pulse issued creates a pending ADE interrupt to the 8052 core.
When this bit is set, a CF1 pulse issued creates a pending ADE interrupt to the 8052 core.
When this bit is set, the VAEOF flag set creates a pending ADE interrupt to the 8052 core.
When this bit is set, the REOF flag set creates a pending ADE interrupt to the 8052 core.
When this bit is set, the AEOF flag set creates a pending ADE interrupt to the 8052 core.
When this bit is set, the VAEHF flag set creates a pending ADE interrupt to the 8052 core.
When this bit is set, the REHF flag set creates a pending ADE interrupt to the 8052 core.
When this bit is set, the AEHF flag set creates a pending ADE interrupt to the 8052 core.
Interrupt Flag
Description
Reserved
When this bit is set, the WFSM flag set creates a pending ADE interrupt to the 8052 core.
When this bit is set, the PKI flag set creates a pending ADE interrupt to the 8052 core.
When this bit is set, the PKV flag set creates a pending ADE interrupt to the 8052 core..
When this bit is set, the CYCEND flag set creates a pending ADE interrupt to the 8052 core.
When this bit is set, the ZXTO flag set creates a pending ADE interrupt to the 8052 core.
When this bit is set, the ZX flag set creates a pending ADE interrupt to the 8052 core.
ANALOG INPUTS
The ADE7169F16 has two fully differential voltage input
channels. The maximum differential input voltage for input
pairs VP/VN and IP/IN are ±0.5 V. In addition, the maximum
signal level on analog inputs for VP/VN and IP/ IN is ±0.5 V
with respect to AGND.
Each analog input channel has a PGA (programmable gain
amplifier) with possible gain selections of 1, 2, 4, 8, and 16. The
gain selections are made by writing to the GAIN register in the
Energy Measurement Register List—see Table 33 and Figure 17.
Bits 0 to 2 select the gain for the PGA in the current channel, and
the gain selection for the PGA in voltage channel is made via
Bits 5 to 7. Figure 16 shows how a gain selection for the current
channel is made using the gain register.
相關PDF資料 |
PDF描述 |
|---|---|
| ADE7169ASTZF16-RL | Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver |
| ADE7169F16 | Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver |
| ADE7751 | Energy Metering IC with On-Chip Fault Detection |
| ADE7751AAN-REF | Energy Metering IC with On-Chip Fault Detection |
| ADE7751AN | Energy Metering IC with On-Chip Fault Detection |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADE7169ASTZF16-RL | 功能描述:IC ENERGY METER 1PHASE 64LQFP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測量 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:* |
| ADE7169F16 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver |
| ADE75 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver |
| ADE7518ASTZF16 | 功能描述:IC ENERGY METER MCU 16K 64LQFP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測量 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:* |
| ADE7518ASTZF16-RL | 功能描述:IC ENERGY METER MCU 16K 64LQFP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測量 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:* |
發布緊急采購，3分鐘左右您將得到回復。