- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373980 > ADE7169F16 (Analog Devices, Inc.) Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver PDF資料下載
參數(shù)資料
| 型號(hào)： | ADE7169F16 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver |
| 中文描述： | 單相電能計(jì)量集成電路8052微控制器，RTC和LCD驅(qū)動(dòng)器 |
| 文件頁數(shù)： | 62/140頁 |
| 文件大小： | 1359K |
| 代理商： | ADE7169F16 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當(dāng)前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁
ADE7169F16
Preliminary Technical Data
Rev. PrD | Page 62 of 140
VADIV
APPARENT POWER
+
+
VAHR[23:0]
APPARENT POWER ARE
ACCUMULATED (INTEGRATED) IN
THE APPARENT ENERGY REGISTER
23
0
48
0
48
0
%
TIME (nT)
T
APPARENT POWER
SIGNAL =P
Figure 50. ADE7169F16 Apparent Energy Calculation
Note that the apparent energy register is unsigned. By setting the
VAEHF and VAEOF bits in the Interrupt Enable Register 2 SFR
(MIRQENM, 0xDA), the ADE7169F16 can be configured to
issue an ADE interrupt to the 8052 core when the apparent
energy register is half full or when an overflow occurs. The half
full interrupt for the unsigned apparent energy register is based
on 24 bits as opposed to 23 bits for the signed active energy
register.
Integration Times under Steady Load
As mentioned in the last section, the discrete time sample
period (T) for the accumulation register is 1.22 μs (5/MCLK).
With full-scale sinusoidal signals on the analog inputs and the
VAGAIN register set to 0x000, the average word value from
apparent power stage is 0x1A36E2—see the section. The
maximum value that can be stored in the apparent energy
register before it overflows is 2
24
or 0xFF,FFFF. The average
word value is added to the internal register, which can store 2
48
or 0xFFFF,FFFF,FFFF before it overflows. Therefore, the
integration time under these conditions with VADIV = 0 is
calculated as follows:
Time
=
055
xD
0
FFFF
FFFF,
xFFFF,
0
× 1.22 μs = 199 s = 3.33 min (32)
When VADIV is set to a value different from 0, the integration
time varies, as shown in Equation 33.
Time
=
Time
WDIV
= 0
×
VADIV
Apparent energy Pulse output
ADE7169F16 also provides all the circuitry to have a pulse
output those frequency is proportional to apparent power – see
Energy-to-Frequency Conversion section. This pulse frequency
output uses the calibrated signal after VAGAIN. This output can
also be used to output a pulse those frequency is proportional to
Irms.
(33)
The pulse output is active low and should be preferably
connected to an LED as shown on
Figure 53
.
Line Apparent Energy Accumulation
The ADE7169F16 is designed with a special apparent energy
accumulation mode, which simplifies the calibration process.
By using the on-chip zero-crossing detection, the ADE7169F16
accumulates the apparent power signal in the LVAHR register
for an integral number of half cycles, as shown in Figure 51. The
line apparent energy accumulation mode is always active.
The number of half line cycles is specified in the LINCYC
register, which is an unsigned 16-bit register. The ADE7169F16
can accumulate apparent power for up to 65535 combined half
cycles. Because the apparent power is integrated on the same
integral number of line cycles as the line active and reactive
energy register, these values can be compared easily. The
energies are calculated more accurately because of this precise
timing control and provide all the information needed for
reactive power and power factor calculation. At the end of an
energy calibration cycle, the CYCEND flag in the Interrupt
Status Register 3 SFR (MIRQSTH, 0xDE) is set. If the CYCEND
enable bit in the Interrupt Enable Register 3 SFR (MIRQENH,
0xDB) is enabled, the 8052 core has a pending ADE interrupt.
As for LWATTHR, when a new half line cycles is written in
LINECYC register, the LVAHR register is reset and a new
accumulation start at the next zero-crossing. The number of
half line cycles is then counted until LINCY is reached. This
implementation provides a valid measurement at the first
CYCEND interrupt after writing to the LINCYC register. The
line apparent energy accumulation uses the same signal path as
the apparent energy accumulation. The LSB size of these two
registers is equivalent.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADE7751 | Energy Metering IC with On-Chip Fault Detection |
| ADE7751AAN-REF | Energy Metering IC with On-Chip Fault Detection |
| ADE7751AN | Energy Metering IC with On-Chip Fault Detection |
| ADE7751ARS | Energy Metering IC with On-Chip Fault Detection |
| ADE7751ARSRL | Energy Metering IC with On-Chip Fault Detection |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADE75 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver |
| ADE7518ASTZF16 | 功能描述:IC ENERGY METER MCU 16K 64LQFP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測(cè)量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:* |
| ADE7518ASTZF16-RL | 功能描述:IC ENERGY METER MCU 16K 64LQFP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測(cè)量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:* |
| ADE7518ASTZF8 | 功能描述:IC ENERGY METER MCU 8K 64LQFP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測(cè)量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:* |
| ADE7518ASTZF8-RL | 功能描述:IC ENERGY METER MCU 8K 64LQFP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測(cè)量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。