- 您現在的位置：買賣IC網 > PDF目錄373981 > ADF4001 (Analog Devices, Inc.) 200 MHz Clock Generator PLL PDF資料下載
參數資料
| 型號： | ADF4001 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 200 MHz Clock Generator PLL |
| 中文描述： | 200 MHz的時鐘發生器，鎖相環 |
| 文件頁數： | 6/16頁 |
| 文件大小： | 190K |
| 代理商： | ADF4001 |
REV. 0
ADF4001
–
6
–
CIRCUIT DESCRIPTION
Reference Input Section
The reference input stage is shown in Figure 2. SW1 and SW2
are normally closed switches. SW3 is normally open. When
power-down is initiated, SW3 is closed and SW1 and SW2 are
opened. This ensures that there is no loading of the REF
IN
pin
on power-down.
POWER-DOWN
CONTROL
TO
R COUNTER
NC
NO
SW1
SW3
SW2
NC
100k
REF
IN
BUFFER
Figure 2. Reference Input Stage
RF Input Stage
The RF input stage is shown in Figure 3. It is followed by a
two-stage limiting amplifier to generate the CML clock levels
needed for the N Counter buffer.
RF
IN
B
RF
IN
A
2k
AGND
AV
DD
BIAS
GENERATOR
2k
1.6V
Figure 3. RF Input Stage
N Counter
The N CMOS counter allows a wide ranging division ratio
in the PLL feedback counter. Division ratios of 1 to 8191
are allowed.
N and R Relationship
The N counter, in conjunction with the R Counter make it
possible to generate output frequencies that are spaced only by
the Reference Frequency divided by R. The equation for the
VCO frequency is as follows:
f
VCO
=
N
/
R
×
f
REFIN
f
VCO
Output Frequency of external voltage-controlled oscil-
lator (VCO).
N
Preset Divide Ratio of binary 13-bit counter (1 to 8,191).
f
REFIN
External reference frequency oscillator.
R
Preset divide ratio of binary 14-bit programmable refer-
ence counter (1 to 16,383).
TO PFD
13-BIT N
COUNTER
FROM
N COUNTER LATCH
FROM RF
INPUT STAGE
Figure 4. N Counter
R Counter
The 14-bit R counter allows the input reference frequency to be
divided down to produce the reference clock to the phase frequency
detector (PFD). Division ratios from 1 to 16,383 are allowed.
PHASE FREQUENCY DETECTOR (PFD) AND CHARGE
PUMP
The PFD takes inputs from the R counter and N counter and
produces an output proportional to the phase and frequency
difference between them. Figure 5 is a simplified schematic. The
PFD includes a programmable delay element which controls the
width of the antibacklash pulse. This pulse ensures that there is
no deadzone in the PFD transfer function and minimizes phase
noise and reference spurs. Two bits in the Reference Counter
Latch, ABP2 and ABP1 control the width of the pulse. See
Table III.
DELAY
R DIVIDER
N DIVIDER
CP OUTPUT
HI
HI
CPGND
V
P
CHARGE
PUMP
UP
CP
DOWN
N DIVIDER
R DIVIDER
D1
Q1
U1
CLR1
D2
CLR2
Q2
U2
U3
Figure 5. PFD Simplified Schematic and Timing (In Lock)
MUXOUT AND LOCK DETECT
The output multiplexer on the ADF4110 family allows the
user to access various internal points on the chip. The state of
MUXOUT is controlled by M3, M2, and M1 in the Function
Latch. Table V shows the full truth table. Figure 6 shows the
MUXOUT section in block diagram form.
相關PDF資料 |
PDF描述 |
|---|---|
| ADF4001BCP | 200 MHz Clock Generator PLL |
| ADF4007BCP-REEL | High Frequency Divider/PLL Synthesizer |
| ADF4007 | High Frequency Divider/PLL Synthesizer |
| ADF4007BCP | High Frequency Divider/PLL Synthesizer |
| ADF4007BCP-REEL7 | High Frequency Divider/PLL Synthesizer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADF4001_03 | 制造商:AD 制造商全稱:Analog Devices 功能描述:200 MHz Clock Generator PLL |
| ADF4001BCP | 制造商:Rochester Electronics LLC 功能描述:CLOCK GENERATION PLL - Bulk 制造商:Analog Devices 功能描述:IC SYNTHESIZER PLL |
| ADF4001BCPZ | 功能描述:IC CLOCK GEN PLL 200MHZ 20LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應商設備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
| ADF4001BCPZ-RL | 功能描述:IC CLOCK GEN PLL 200MHZ 20LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4001BCPZ-RL7 | 功能描述:IC CLOCK GEN PLL 200MHZ 20LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
發布緊急采購，3分鐘左右您將得到回復。