- 您現在的位置：買賣IC網 > PDF目錄373981 > ADF4007 (Analog Devices, Inc.) High Frequency Divider/PLL Synthesizer PDF資料下載
參數資料
| 型號： | ADF4007 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | XO, clock |
| 英文描述： | High Frequency Divider/PLL Synthesizer |
| 中文描述： | 高分頻器/ PLL頻率合成器 |
| 文件頁數： | 9/16頁 |
| 文件大小： | 390K |
| 代理商： | ADF4007 |
ADF4007
THEORY OF OPERATION
REFERENCE INPUT SECTION
The reference input stage is shown in Figure 9. SW1 and SW2
are normally closed switches. SW3 is normally open. When
power-down is initiated, SW3 is closed and SW1 and SW2 are
opened. This ensures that there is no loading of the REF
IN
pin
on power-down.
Rev. 0 | Page 9 of 16
100k
NC
REF
IN
NC
NO
SW1
SW2
BUFFER
SW3
TO R COUNTER
POWER-DOWN
CONTROL
0
Figure 9. Reference Input Stage
RF INPUT STAGE
The RF input stage is shown in Figure 10 . It is followed by a
2-stage limiting amplifier to generate the CML clock levels
needed for the prescaler.
500
1.6V
500
AGND
BIAS
GENERATOR
RF
IN
A
RF
IN
B
AV
DD
0
Figure 10. RF Input Stage
PRESCALER P
The prescaler, operating at CML levels, takes the clock from the
RF input stage and divides it down to a manageable frequency
for the PFD. The prescaler can be selected to be either 8, 16, 32,
or 64, and is effectively the N value in the PLL synthesizer. The
terms N and P are used interchangeably in this data sheet. N1
and N2 set the prescaler values. The prescaler value should be
chosen so that the prescaler output frequency is always less than
or equal to 120 MHz, the maximum specified PFD frequency.
Thus, with an RF frequency of 4 GHz, a prescaler value of 64 is
valid, but a value of 32 or less is not valid.
2
]
[
REFIN
VCO
f
N
f
×
=
R COUNTER
The R counter is permanently set to 2. It allows the input
reference frequency to be divided down by 2 to produce the
reference clock to the phase frequency detector (PFD).
PHASE FREQUENCY DETECTOR (PFD) AND
CHARGE PUMP
The PFD takes inputs from the R counter and the N counter
(prescaler, P) and produces an output proportional to the phase
and frequency difference between them. Figure 11 is a
simplified schematic. The PFD includes a fixed, 3 ns delay
element that controls the width of the antibacklash pulse. This
pulse ensures that there is no dead zone in the PFD transfer
function and minimizes phase noise and reference spurs.
LOGIC HI
D1
D2
Q1
Q2
CLR1
CLR2
CP
U1
U2
UP
DOWN
CPGND
U3
R DIVIDER
3ns
DELAY
N DIVIDER
V
P
CHARGE
PUMP
0
LOGIC HI
Figure 11. PFD Simplified Schematic and Timing (In Lock)
相關PDF資料 |
PDF描述 |
|---|---|
| ADF4007BCP | High Frequency Divider/PLL Synthesizer |
| ADF4007BCP-REEL7 | High Frequency Divider/PLL Synthesizer |
| ADF4106 | PLL Frequency Synthesizer |
| ADF4106BCP | PLL Frequency Synthesizer |
| ADF4106BRU | PLL Frequency Synthesizer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADF4007BCP | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:7.5 GHZ PLL SYNTHESIZER - Bulk 制造商:Analog Devices 功能描述:IC SYNTHESIZER PLL |
| ADF4007BCP-REEL | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin LFCSP EP T/R |
| ADF4007BCP-REEL7 | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin LFCSP EP T/R |
| ADF4007BCPZ | 功能描述:IC DIVIDER/PLL SYNTHESZR 20LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應商設備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
| ADF4007BCPZ-RL | 功能描述:IC DIVIDER/PLL SYNTHESZR 20LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
發布緊急采購，3分鐘左右您將得到回復。