- 您現在的位置：買賣IC網 > PDF目錄373981 > ADF4106BRU (Analog Devices, Inc.) PLL Frequency Synthesizer PDF資料下載
參數資料
| 型號： | ADF4106BRU |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | XO, clock |
| 英文描述： | PLL Frequency Synthesizer |
| 中文描述： | PLL頻率合成器 |
| 封裝： | MO-153AB, TSSOP-16 |
| 文件頁數： | 9/20頁 |
| 文件大小： | 228K |
| 代理商： | ADF4106BRU |
REV. 0
ADF4106
–9–
PRESCALER
P/P + 1
13-BIT B
COUNTER
LOAD
LOAD
N = BP + A
FROM RF
INPUT STAGE
TO PFD
MODULUS
CONTROL
N DIVIDER
6-BIT A
COUNTER
Figure 4. A and B Counters
R COUNTER
The 14-bit R counter allows the input reference frequency to
be divided down to produce the reference clock to the phase
frequency detector (PFD). Division ratios from 1 to 16,383
are allowed.
PHASE FREQUENCY DETECTOR (PFD) AND
CHARGE PUMP
The PFD takes inputs from the R counter and N counter (N =
BP + A) and produces an output proportional to the phase and
frequency difference between them. Figure 5 is a simplified
schematic. The PFD includes a programmable delay element
which controls the width of the anti-backlash pulse. This pulse
ensures that there is no deadzone in the PFD transfer function
and minimizes phase noise and reference spurs. Two bits in the
Reference Counter Latch, ABP2 and ABP1 control the width of
the pulse. See Table III.
HI
HI
D1
D2
Q1
Q2
CLR1
CLR2
CP
U1
U2
UP
DOWN
CHARGE
PUMP
ABP2
ABP1
CPGND
V
P
R DIVIDER
N DIVIDER
R DIVIDER
N DIVIDER
CP OUTPUT
PROGRAMMABLE
DELAY
U3
Figure 5. PFD Simplified Schematic and Timing (In Lock)
MUXOUT AND LOCK DETECT
The output multiplexer on the ADF4110 family allows the user
to access various internal points on the chip. The state of
MUXOUT is controlled by M3, M2, and M1 in the Function
Latch. Table V shows the full truth table. Figure 6 shows the
MUXOUT section in block diagram form.
Lock Detect
MUXOUT can be programmed for two types of lock detect:
digital lock detect and analog lock detect.
Digital lock detect is active high. When LDP in the R counter
latch is set to 0, digital lock detect is set high when the phase
error on three consecutive Phase Detector cycles is less than
15 ns. With LDP set to
“
1,
”
five consecutive cycles of less than
15 ns are required to set the lock detect. It will stay set high
until a phase error of greater than 25 ns is detected on any sub-
sequent PD cycle.
The N-channel open-drain analog lock detect should be oper-
ated with an external pull-up resistor of 10 k nominal. When
lock has been detected this output will be high with narrow low-
going pulses.
ANALOG LOCK DETECT
MUXOUT
CONTROL
DIGITAL LOCK DETECT
R COUNTER OUTPUT
N COUNTER OUTPUT
SDOUT
MUX
DV
DD
DGND
Figure 6. MUXOUT Circuit
INPUT SHIFT REGISTER
The ADF4110 family digital section includes a 24-bit input shift
register, a 14-bit R counter and a 19-bit N counter, comprising a
6-bit A counter and a 13-bit B counter. Data is clocked into the
24-bit shift register on each rising edge of CLK. The data is
clocked in MSB first. Data is transferred from the shift register
to one of four latches on the rising edge of LE. The destina-
tion latch is determined by the state of the two control bits
(C2, C1) in the shift register. These are the two LSBs, DB1 and
DB0, as shown in the timing diagram of Figure 1. The truth table
for these bits is shown in Table VI. Table I shows a summary
of how the latches are programmed.
Table I. C2, C1 Truth Table
Control Bits
C2
C1
Data Latch
0
0
1
1
0
1
0
1
R Counter
N Counter (A and B)
Function Latch (Including Prescaler)
Initialization Latch
相關PDF資料 |
PDF描述 |
|---|---|
| ADF4107 | PLL Frequency Synthesizer |
| ADF4107BCP | 16-9 (4 Contacts) Pin Insert; For Use With:Amphenol MIL-C-5015 97 Series Circular Connectors; No. of Contacts:4 |
| ADF4107BCP-REEL | PLL Frequency Synthesizer |
| ADF4107BCP-REEL7 | PLL Frequency Synthesizer |
| ADF4107BRU | Circular Connector; No. of Contacts:128; Series:LJT02R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADF4106BRU-REEL | 功能描述:IC PLL FREQ SYNTHESIZER 16-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4106BRU-REEL7 | 功能描述:IC PLL FREQ SYNTHESIZER 16-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4106BRUZ | 功能描述:IC PLL FREQ SYNTHESIZER 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應商設備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
| ADF4106BRUZ | 制造商:Analog Devices 功能描述:PLL/FREQUENCY SYNTHESIZER IC |
| ADF4106BRUZ-R7 | 功能描述:IC PLL FREQ SYNTHESIZER 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
發布緊急采購，3分鐘左右您將得到回復。