- 您現在的位置：買賣IC網 > PDF目錄373982 > ADF4211 (Analog Devices, Inc.) Dual RF/IF PLL Frequency Synthesizers PDF資料下載
參數資料
| 型號： | ADF4211 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | XO, clock |
| 英文描述： | Dual RF/IF PLL Frequency Synthesizers |
| 中文描述： | 雙射頻/中頻鎖相環頻率合成器 |
| 文件頁數： | 9/20頁 |
| 文件大小： | 251K |
| 代理商： | ADF4211 |
REV. A
ADF4210/ADF4211/ADF4212/ADF4213
–9–
TEMPERATURE
–
C
100
–
40
0
20
40
60
80
–
100
F
–
–
70
–
80
–
90
–
60
–
20
V
DD
= 3V
V
P
= 5V
TPC 19. ADF4213 Reference Spurs vs. Temperature
(836 MHz, 30 kHz, 3 kHz)
CIRCUIT DESCRIPTION
REFERENCE INPUT SECTION
The reference input stage is shown below in Figure 2. SW1 and
SW2 are normally-closed switches. SW3 is normally-open. When
power-down is initiated, SW3 is closed and SW1 and SW2 are
opened. This ensures that there is no loading of the REF
IN
pin
on power-down.
BUFFER
TO R COUNTER
REF
IN
100k
NC
SW2
SW3
NO
NC
SW1
POWER-DOWN
CONTROL
NC = NO CONNECT
Figure 2. Reference Input Stage
RF/IF INPUT STAGE
The RF/IF input stage is shown in Figure 3. It is followed by a
2-stage limiting ampli
fi
er to generate the CML (Current Mode
Logic) clock levels needed for the prescaler.
AV
DD
AGND
2k
2k
1.6V
BIAS
GENERATOR
RF
IN
A
RF
IN
B
Figure 3. RF/IF Input Stage
PRESCALER (P/P + 1)
The dual modulus prescaler (P/P + 1), along with the A and
B counters, enables the large division ratio, N, to be realized
(N = PB + A). The dual-modulus prescaler, operating at CML
levels, takes the clock from the RF/IF input stage and divides
it down to a manageable frequency for the CMOS A and B
counters in the RF and If sections. The prescaler in both
sections is programmable. It can be set in software to 8/9, 16/17,
32/33, or 64/65. See Tables IV and VI. It is based on a syn-
chronous 4/5 core.
RF/IF A AND B COUNTERS
The A and B CMOS counters combine with the dual modulus
prescaler to allow a wide ranging division ratio in the PLL
feedback counter. The counters are speci
fi
ed to work when the
prescaler output is 200 MHz or less, when V
DD
= 5 V. Typically,
they will work with 250 MHz output from the prescaler. Thus,
with an RF input frequency of 2.5 GHz, a prescaler value of
16/17 is valid, but a value of 8/9 is not valid.
Pulse Swallow Function
The A and B counters, in conjunction with the dual modulus
prescaler make it possible to generate output frequencies which
are spaced only by the Reference Frequency divided by R. The
equation for the VCO frequency is as follows:
f
VCO
= [(
P
×
B
) +
A
]
×
f
REFIN
/
R
f
VCO
= Output Frequency of external voltage controlled
oscillator (VCO).
P
= Preset modulus of dual modulus prescaler (8/9,
16/17, etc.).
B
= Preset Divide Ratio of binary 13-bit counter
(3 to 8191).
A
= Preset Divide Ratio of binary 6-bit A counter
(0 to 63).
f
REFIN
= External reference frequency oscillator.
R
= Preset divide ratio of binary 15-bit programmable refer-
ence counter (1 to 32767).
13-BIT B-
COUNTER
5-BIT A-
COUNTER
PRESCALER
P/P + 1
FROM RF
INPUT STAGE
MODULUS
CONTROL
N = BP + A
LOAD
LOAD
TO PFD
Figure 4. RF/IF A and B Counters
RF/IF COUNTER
The 15-bit RF/IF R counter allows the input reference fre-
quency to be divided down to product the input clock to the
phase frequency detector (PFD). Division ratios from 1 to
32767 are allowed.
相關PDF資料 |
PDF描述 |
|---|---|
| ADF4211BCP | Dual RF/IF PLL Frequency Synthesizers |
| ADF4211BRU | Dual RF/IF PLL Frequency Synthesizers |
| ADF4212BCP | Dual RF/IF PLL Frequency Synthesizers |
| ADF4212BRU | Dual RF/IF PLL Frequency Synthesizers |
| ADF4213 | Dual RF/IF PLL Frequency Synthesizers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADF4211BCP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADF4211BRU | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual RF/IF PLL Frequency Synthesizers |
| ADF4212 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual RF/IF PLL Frequency Synthesizers |
| ADF4212BCP | 制造商:Analog Devices 功能描述:PLL FREQ SYNTHESIZER DUAL UP TO 200MHZ 20LFCSP EP - Bulk |
| ADF4212BRU | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 20-Pin TSSOP |
發布緊急采購，3分鐘左右您將得到回復。