- 您現在的位置：買賣IC網 > PDF目錄373982 > ADF4212BRU (ANALOG DEVICES INC) Dual RF/IF PLL Frequency Synthesizers PDF資料下載
參數資料
| 型號： | ADF4212BRU |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | XO, clock |
| 英文描述： | Dual RF/IF PLL Frequency Synthesizers |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 2700 MHz, PDSO20 |
| 封裝： | TSSOP-20 |
| 文件頁數： | 18/20頁 |
| 文件大小： | 251K |
| 代理商： | ADF4212BRU |
REV. A
ADF4210/ADF4211/ADF4212/ADF4213
–18–
V
P
V
DD
2
ADF4213
V
P
2
CP
RF
3.9nF
470
130pF
20k
27nF
M3500-1324
V
CC
18
100pF
100pF
18
18
RF
OUT
1000pF 1000pF
51
REF
IN
MUXOUT
LOCK
DETECT
51
100pF
A
I
D
I
RF
IN
CE
CLK
DATA
LE
S
DECOUPLING CAPACITORS ON V
, V
P
OF THE ADF4213,
ON V
OF THE AD820 AND ON THE V
OF THE M3500-1324
HAVE BEEN OMITTED FROM THE DIAGRAM TO AID CLARITY.
THE IF SECTION OF THE CIRCUIT HAS ALSO BEEN OMITTED TO
SIMPLIFY THE SCHEMATIC.
R
SET
2.7k
12V
V_TUNE
GND
20V
1k
AD820
3k
OUT
FREF
IN
V
DD
V
P
1
V
DD
1
D
R
A
R
Figure 8. Wideband PLL Circuit
in wide-band applications both of these parameters have a much
greater variation. In Figure 8, for example, we have
–
25% and
+30% variation in the RF output from the nominal 1.8 GHz.
The sensitivity of the VCO can vary from 130 MHz/V at
1900 MHz to 30 MHz/V at 2400 MHz. Variations in these
parameters will change the loop bandwidth. This in turn can
affect stability and lock time. By changing the programmable
I
CP
, it is possible to obtain compensation for these varying
loop conditions and ensure that the loop is always operating
close to optimal conditions.
INTERFACING
The ADF4210/ADF4211/ADF4212/ADF4213 family has a
simple SPI-compatible serial interface for writing to the device.
SCLK, SDATA, and LE control the data transfer. When LE
(Latch Enable) goes high, the 22 bits that have been clocked
into the input register on each rising edge of SCLK will be
transferred to the appropriate latch. See Figure 1 for the Timing
Diagram and Table I for the Latch Truth Table.
The maximum allowable serial clock rate is 20 MHz. This
means that the maximum update rate possible for the device is
909 kHz, or one update every 1.1 ms. This is certainly more
than adequate for systems that will have typical lock times in
hundreds of microseconds.
ADuC812 to ADF421x Family Interface
Figure 9 shows the interface between the ADF421x family and
the ADuC812 microconverter. Since the ADuC812 is based on
an 8051 core, this interface can be used with any 8051-based
microcontroller. The microconverter is set up for SPI Master
Mode with CPHA = 0. To initiate the operation, the I/O port
driving LE is brought low. Each latch of the ADF421x family
needs a 24-bit word. This is accomplished by writing three 8-bit
bytes from the microconverter to the device. When the third
byte has been written, the LE input should be brought high to
complete the transfer.
On
fi
rst applying power to the ADF421x family, it needs four
writes (one each to the R counter latch and the AB counter latch
for both RF1 and RF2 sides) for the output to become active.
When operating in the mode described, the maximum SCLOCK
rate of the ADuC812 is 4 MHz. This means that the maximum
rate at which the output frequency can be changed will be about
180 kHz.
SCLOCK
MOSI
I/O PORTS
ADuC812
SCLK
SDATA
LE
CE
MUXOUT
(LOCK DETECT)
ADF4210/
ADF4211/
ADF4212/
ADF4213
Figure 9. ADuC812 to ADF421x Family Interface
ADSP-21xx to ADF421x Family Interface
Figure 10 shows the interface between the ADF421x family and
the ADSP-21xx Digital Signal Processor. As previously discussed,
the ADF421x family needs a 24-bit serial word for each latch
write. The easiest way to accomplish this, using the ADSP-21xx
family, is to use the Autobuffered Transmit Mode of operation
with Alternate Framing. This provides a means for transmitting
an entire block of serial data before an interrupt is generated.
Set up the word length for eight bits and use three memory
locations for each 24-bit word. To program each 24-bit latch,
store the three 8-bit bytes, enable the Autobuffered mode, and
write to the transmit register of the DSP. This last operation
initiates the autobuffer transfer.
SCLK
DT
I/O FLAGS
ADSP-21xx
SCLK
SDATA
LE
CE
MUXOUT
(LOCK DETECT)
ADF4210/
ADF4211/
ADF4212/
ADF4213
TFS
Figure 10. ADSP-21xx to ADF421x Family Interface
相關PDF資料 |
PDF描述 |
|---|---|
| ADF4213 | Dual RF/IF PLL Frequency Synthesizers |
| ADF4213BCP | Dual RF/IF PLL Frequency Synthesizers |
| ADF4213BRU | Dual RF/IF PLL Frequency Synthesizers |
| ADF4216 | Dual RF PLL Frequency Synthesizers |
| ADF4216BRU | Dual RF PLL Frequency Synthesizers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADF4212BRU-REEL | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 20-Pin TSSOP T/R |
| ADF4212BRU-REEL7 | 制造商:Rochester Electronics LLC 功能描述:DUAL PLL,3.0/0.5GHZ I.C - Tape and Reel |
| ADF4212BRUZ | 功能描述:IC PLL FREQ SYNTHESIZER 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4212BRUZ-RL | 功能描述:IC PLL FREQ SYNTHESIZER 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4212BRUZ-RL7 | 功能描述:IC PLL FREQ SYNTHESIZER 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
發布緊急采購，3分鐘左右您將得到回復。