欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADF4218BRU
廠商: ANALOG DEVICES INC
元件分類: XO, clock
英文描述: Dual RF PLL Frequency Synthesizers
中文描述: PLL FREQUENCY SYNTHESIZER, 2500 MHz, PDSO20
封裝: TSSOP-20
文件頁數: 5/20頁
文件大小: 227K
代理商: ADF4218BRU
REV. 0
ADF4216/ADF4217/ADF4218
–5–
PIN FUNCTION DESCRIPTIONS
Pin No. Mnemonic
Function
1
V
DD
1
Positive Power Supply for the RF Section. Decoupling capacitors to the analog ground plane should be
placed as close as possible to this pin. V
DD
1 should have a value of between 2.7 V and 5.5 V. V
DD
1 must
have the same potential as V
DD
2.
Power Supply for the RF Charge Pump. This should be greater than or equal to V
DD
.
Output from the RF Charge Pump. When enabled this provides
±
I
CP
to the external loop filter, which in
turn drives the external VCO.
Ground Pin for the RF Digital Circuitry.
Input to the RF Prescaler. This low-level input signal is normally ac-coupled to the external VCO.
Complementary Input to the RF Prescaler. This point should be decoupled to the ground plane with a small
bypass capacitor, typically 100 pF.
Ground Pin for the RF Analog Circuitry.
Reference Input. This is a CMOS input with a nominal threshold of V
DD
/2 and an equivalent input resis-
tance of 100 k
.
This input can be driven from a TTL or CMOS crystal oscillator or it can be ac-coupled.
Ground Pin for the IF Digital (Interface and Control Circuitry).
This multiplexer output allows either the IF/RF lock detect, the scaled RF, or the scaled Reference Fre-
quency to be accessed externally. See Table V.
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched
into the 22-bit shift register on the CLK rising edge. This input is a high impedance CMOS input.
Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This input is
a high impedance CMOS input.
Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of
the four latches, the latch being selected using the control bits.
Ground Pin for the IF Analog Circuitry.
Complementary Input to the IF Prescaler. This point should be decoupled to the ground plane with a small
bypass capacitor, typically 100 pF.
Input to the IF Prescaler. This low-level input signal is normally ac-coupled to the external VCO.
Ground Pin for the IF Digital, Interface, and Control Circuitry.
Output from the IF Charge Pump. When enabled this provides
±
I
CP
to the external loop filter, which in turn
drives the external VCO.
Power Supply for the IF Charge Pump. This should be greater than or equal to V
DD
.
Positive Power Supply for the IF, Interface, and Oscillator Sections. Decoupling capacitors to the analog
ground plane should be placed as close as possible to this pin. V
DD
2 should have a value of between 2.7 V
and 5.5 V. V
DD
2 must have the same potential as V
DD
1.
2
3
V
P
1
CP
RF
4
5
6
DGND
RF
RF
IN
A
RF
IN
B
7
8
AGND
RF
REF
IN
9
10
DGND
IF
MUXOUT
11
CLK
12
DATA
13
LE
14
15
AGND
IF
IF
IN
B
16
17
18
IF
IN
A
DGND
IF
CP
IF
19
20
V
P
2
V
DD
2
PIN CONFIGURATION
REF
IN
DGND
IF
CLK
DATA
LE
MUXOUT
RF
IN
A
RF
IN
B
CP
RF
AGND
RF
V
DD
1
DGND
RF
V
DD
2
V
P
2
V
P
1
AGND
IF
IF
IN
B
IF
IN
A
DGND
IF
CP
IF
20
19
18
17
16
15
14
13
12
11
1
2
3
4
5
6
7
8
9
10
TSSOP
ADF4216/
ADF4217/
ADF4218
相關PDF資料
PDF描述
ADF4251 Dual Fractional-N/Integer-N Frequency Synthesizer
ADF4251BCP Dual Fractional-N/Integer-N Frequency Synthesizer
ADF4251BCP-REEL Dual Fractional-N/Integer-N Frequency Synthesizer
ADF4251BCP-REEL7 Dual Fractional-N/Integer-N Frequency Synthesizer
ADF4252BCP Dual Fractional-N/Integer-N Frequency Synthesizer
相關代理商/技術參數
參數描述
ADF4218BRU-REEL 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 20-Pin TSSOP T/R
ADF4218L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ADF4217L/18L/19L: Dual Low Power Frequency Synthesizers Data Sheet (Rev. B. 7/02)
ADF4218LBCC 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual Up to 188MHz 24-Pin LGA
ADF4218LBCC-REEL 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual Up to 188MHz 24-Pin LGA T/R
ADF4218LBCC-REEL7 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual Up to 188MHz 24-Pin LGA T/R
主站蜘蛛池模板: 内黄县| 普兰县| 无锡市| 元朗区| 仁化县| 海宁市| 贺州市| 塔城市| 宣化县| 彭水| 宁强县| 南川市| 锡林郭勒盟| 赤水市| 榆林市| 辽宁省| 文山县| 寿光市| 肇州县| 南充市| 宿迁市| 邵阳市| 施甸县| 广西| 辽阳县| 尼木县| 肥乡县| 三明市| 揭西县| 襄垣县| 塔河县| 和平区| 濉溪县| 龙游县| 淮安市| 行唐县| 扎赉特旗| 嫩江县| 雷波县| 石嘴山市| 禄劝|