- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373983 > ADF4251BCP-REEL7 (ANALOG DEVICES INC) Dual Fractional-N/Integer-N Frequency Synthesizer PDF資料下載
參數(shù)資料
| 型號： | ADF4251BCP-REEL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | XO, clock |
| 英文描述： | Dual Fractional-N/Integer-N Frequency Synthesizer |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 3000 MHz, QCC24 |
| 封裝： | 4 X 4 MM, MO-200-VGGD2, LFCSP-24 |
| 文件頁數(shù)： | 5/28頁 |
| 文件大小： | 387K |
| 代理商： | ADF4251BCP-REEL7 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. 0
ADF4251
–5–
PIN FUNCTION DESCRIPTIONS
Mnemonic
Function
CP
RF
CP
GND
1
RF
IN
A
RF
IN
B
A
GND
1
MUXOUT
RF Charge Pump Output. This is normally connected to a loop filter that drives the input to an external VCO.
RF Charge Pump Ground
Input to the RF Prescaler. This small signal input is normally taken from the VCO.
Complementary Input to the RF Prescaler
Analog Ground for the RF Synthesizer
This multiplexer output allows either the RF or IF lock detect, the scaled RF or IF, or the scaled reference fre-
quency to be accessed externally.
Reference Input. This is a CMOS input with a nominal threshold of V
DD
/2 and an equivalent input resistance of
100 k
W
. This input can be driven from a TTL or CMOS crystal oscillator.
Chip Enable. A Logic Low on this bit powers down the device and puts the charge pump outputs into three-state.
A Logic High on this pin powers up the device, depending on the status of the software power-down bits.
Digital Ground for the Fractional Interpolator
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the
shift register on the CLK rising edge. This input is a high impedance CMOS input.
Serial Data Input. The serial data is loaded MSB first with the three LSBs being the control bits. This input is a
high impedance CMOS input.
Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the
seven latches, the latch being selected using the control bits.
Connecting a resistor between this pin and ground sets the minimum charge pump output current. The relationship
between
I
CP
and
R
SET
is:
=
1 6875
REF
IN
CE
D
GND
CLK
DATA
LE
R
SET
Therefore, with
R
SET
= 2.7 k
W
,
I
CP MIN
= 0.625 mA.
Ground for the IF Synthesizer
Complementary Input to the IF Prescaler
Input to the IF Prescaler. This small signal input is normally taken from the IF VCO.
Positive Power Supply for the Fractional Interpolator Section. Decoupling capacitors to the ground plane should
be placed as close as possible to this pin. DV
DD
must have the same voltage as V
DD
1, V
DD
2, and V
DD
3.
IF Charge Pump Ground
IF Charge Pump Output. This is normally connected to a loop filter that drives the input to an external VCO.
IF Charge Pump Power Supply. Decoupling capacitors to the ground plane should be placed as close as possible
to this pin. This voltage should be greater than or equal to V
DD
2.
Positive Power Supply for the IF Section. Decoupling capacitors to the ground plane should be placed as close as
possible to this pin. V
DD
2 has a value 3 V ± 10%. V
DD
2 must have the same voltage as V
DD
1, V
DD
3, and DV
DD
.
Positive Power Supply for the RF Digital Section. Decoupling capacitors to the ground plane should be placed as close
as possible to this pin. V
DD
3 has a value 3 V ± 10%. V
DD
3 must have the same voltage as V
DD
1, V
DD
2, and DV
DD
.
Positive Power Supply for the RF Analog Section. Decoupling capacitors to the ground plane should be placed as close
as possible to this pin. V
DD
1 has a value 3 V ± 10%. V
DD
1 must have the same voltage as V
DD
2, V
DD
3, and DV
DD
.
RF Charge Pump Power Supply. Decoupling capacitors to the ground plane should be placed as close as possible
to this pin. This voltage should be greater than or equal to V
DD
1.
I
R
CP MIN
SET
.
A
GND
2
IF
IN
B
IF
IN
A
DV
DD
CP
GND
2
CP
IF
V
P
2
V
DD
2
V
DD
3
V
DD
1
V
P
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADF4252BCP | Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4252BCP-REEL | Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4252BCP-REEL7 | Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4360-3BCP | Integrated Synthesizer and VCO |
| ADF4360-4BCP | Integrated Synthesizer and VCO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4252 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4252BCP | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 24-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:1000-2500MHZ FRAC-N PLL - Bulk 制造商:Analog Devices 功能描述:IC SYNTHESIZER PLL |
| ADF4252BCP-REEL | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 24-Pin LFCSP EP T/R |
| ADF4252BCP-REEL7 | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 24-Pin LFCSP EP T/R |
| ADF4252BCPZ | 功能描述:IC PLL FREQ SYNTHESIZER 24-LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。