- 您現在的位置：買賣IC網 > PDF目錄373983 > ADF4360-3BCPRL7 (ANALOG DEVICES INC) Integrated Synthesizer and VCO PDF資料下載
參數資料
| 型號： | ADF4360-3BCPRL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 無繩電話/電話 |
| 英文描述： | Integrated Synthesizer and VCO |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, QCC24 |
| 封裝： | 4 X 4 MM, MO-220-VGGD-2, LFCSP-24 |
| 文件頁數： | 7/24頁 |
| 文件大?。?/td> | 539K |
| 代理商： | ADF4360-3BCPRL7 |
ADF4360-5
PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS
Rev. 0 | Page 7 of 24
ADF4360-5
TOP VIEW
(Not to Scale)
CPGND
1
AV
DD
AGND
2
3
RF
OUT
A
RF
OUT
B
V
VCO
4
5
6
DATA
18
CLK
17
REF
IN
DGND
16
15
C
N
R
SET
14
13
V
T
7
A
8
A
9
A
A
C
C
1
C
2
C
2
A
2
D
D
2
M
2
L
1
0
PIN 1
IDENTIFIER
Figure 3. Pin Configuration
Table 4. Pin Functional Descriptions
Pin No.
Mnemonic Function
1
CPGND
2
AV
DD
Charge Pump Ground. This is the ground return path for the charge pump.
Analog Power Supply. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane
should be placed as close as possible to this pin. AV
DD
must have the same value as DV
DD
.
Analog Ground. This is the ground return path of the prescaler and VCO.
VCO Output. The output level is programmable from 4.5 dBm to 13.5 dBm. See the Output Matching section
for a description of the various output stages.
VCO Complementary Output. The output level is programmable from 4.5 dBm to 13.5 dBm. See the Output
Matching section for a description of the various output stages.
Power Supply for the VCO. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane
should be placed as close as possible to this pin. V
VCO
must have the same value as AV
DD
.
Control Input to the VCO. This voltage determines the output frequency and is derived from filtering the CP output voltage.
Internal Compensation Node. This pin must be decoupled to ground with a 10 nF capacitor.
Connecting a resistor between this pin and CP
GND
sets the maximum charge pump output current for the
synthesizer. The nominal voltage potential at the R
SET
pin is 0.6 V. The relationship between
I
CP
and
R
SET
is
75
.
11
=
3, 8–11, 22
4
AGND
RF
OUT
A
5
RF
OUT
B
6
V
VCO
7
12
13
V
TUNE
C
C
R
SET
SET
CPmax
R
I
Where
R
SET
= 4.7 k,
I
CPmax
= 2.5 mA.
Internal Compensation Node. This pin must be decoupled to V
VCO
with a 10 μF capacitor.
Digital Ground.
Reference Input. This is a CMOS input with a nominal threshold of V
DD
/2 and a dc equivalent input resistance of
100 k. See Figure 10. This input can be driven from a TTL or CMOS crystal oscillator or it can be ac-coupled.
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the
24-bit shift register on the CLK rising edge. This input is a high impedance CMOS input.
Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This input is a
high impedance CMOS input.
Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the
four latches, and the relevant latch is selected using the control bits.
This multiplexer output allows either the lock detect, the scaled RF, or the scaled reference frequency to be
accessed externally.
Digital Power Supply. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the digital ground plane should
be placed as close as possible to this pin. DV
DD
must have the same value as AV
DD
.
Chip Enable. A logic low on this pin powers down the device and puts the charge pump into three-state mode.
Taking the pin high powers up the device depending on the status of the power-down bits.
Charge Pump Output. When enabled, this provides ±
I
CP
to the external loop filter, which in turn drives the internal VCO.
14
15
16
C
N
DGND
REF
IN
17
CLK
18
DATA
19
LE
20
MUXOUT
21
DV
DD
23
CE
24
CP
相關PDF資料 |
PDF描述 |
|---|---|
| ADF4360-4 | Integrated Synthesizer and VCO |
| ADF4360-4BCPRL | Integrated Synthesizer and VCO |
| ADF4360-4BCPRL7 | Integrated Synthesizer and VCO |
| ADF4360-1BCPRL7 | Integrated Synthesizer and VCO |
| ADF4360-0BCPRL7 | Integrated Synthesizer and VCO |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADF4360-3BCPU1 | 制造商:Analog Devices 功能描述:PLL FREQ SYNTHESIZER SGL 24LFCSP EP - Bulk |
| ADF4360-3BCPZ | 功能描述:IC SYNTHESIZER VCO 24-LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應商設備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
| ADF4360-3BCPZKL1 | 制造商:Analog Devices 功能描述: |
| ADF4360-3BCPZRL | 功能描述:IC SYNTHESIZER VCO 24LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4360-3BCPZRL7 | 功能描述:IC SYNTHESIZER VCO 24LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
發布緊急采購，3分鐘左右您將得到回復。