欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADF4360-6BCP
廠商: ANALOG DEVICES INC
元件分類: 無繩電話/電話
英文描述: Integrated Synthesizer and VCO
中文描述: TELECOM, CELLULAR, BASEBAND CIRCUIT, QCC24
封裝: 4 X 4 MM, MO-220-VGGD-2, LFCSP-24
文件頁數: 15/20頁
文件大小: 336K
代理商: ADF4360-6BCP
PRELIMINARY TECHNICAL DATA
ADF4360-2
REV. PrA 07/03
–15–
N COUNTER LATCH
With (C2, C1) = (1,0), the N Counters Latch is programmed.
A Counter Latch
A5 - A1 program the 5-bit A counter. The divide range is 0 (00000)
to 31 (11111).
Reserved Bits
DB7 is a spare bit and has been designated as “Reserved”. It
should be programmed to “0”.
B Counter Latch
B13 - B1 program the B counter. The divide range here is 3
(00.....0011) to 8191 (11....111).
Overall Divide Range
The overall divide range is defined by ((PxB) + A), where P is the
prescaler value.
CP Gain Bit
DB21 of the N Counter Latch in the ADF4360 family is the Charge
Pump Gain bit. When this is programmed to a “1” then Current
Setting 2 is used. When programmed to a “0”, Current Setting 1 is
used. This bit can also be programmed via DB10 of the Control
Latch. The bit will always reflect the latest value written to it,
whether this is through the Control Latch or the N Counter Latch.
Divide by 2
DB22 is the divide-by-2 bit. When set to a “1”, the output divide
by 2 function is chosen. When it is set to “0”, normal operation
occurs.
Divide by 2 Select
DB23 is the divide-by-2 select bit. When this is programmed to a
“1”, the divide-by-2 output is selected as the prescaler input.
When it is set to a “0”, the fundamental is used as the prescaler
input. For Example: Using the Output Divide by Two feature, and a
PFD frequency of 200kHz the user will need a value of N = 10000 to
generate 1GHz. With the divide by two select bit high, the user may
keep N = 5000.
R Counter
R1 to R14 sets the counter divide ratio. The divide range is 1
(00.....001) to 16383 (111......111).
Anti-Backlash Pulse Width
DB16 and DB17 set the anti-backlash pulse width.
Lock Detect Precision Bit
DB18 is the Lock Detect Precision Bit and sets the number of
references cycles with less than 15ns phase error for entering
the locked state. With LDP at “1”, 5 cycles are taken and with
LDP at “0”, 3 cycles are taken.
Test Mode Bit.
DB19 is the Test Mode Bit (TMB) and should be set to zero.
With TMB = 0, the contents of the Test Mode Latch are
ignored and normal operation occurs as determined by the
contents of the Control Latch, R Counter Latch, and N
Counter Latch. Please note that Test Modes are for Factory
testing only, and should not be programmed by the user.
Band Select Clock Bits
These Bits set a divider for the band select logic clock input,
The output of the R Counter is by default the value used to
clock the band select logic, but if this value is too high
(>1MHz), a divider can be switched in to divide the R counter
output to a smaller value. See Table 4.
Reserved Bits
DB23 - DB22 are spare bits and have been designated as
“Reserved”. They should be programmed to “0”.
R COUNTER LATCH
With (C2, C1) = (0,1), the R Counter Latch is programmed.
相關PDF資料
PDF描述
ADF4360-7BCP Integrated Synthesizer and VCO
ADF4360-5 Integrated Synthesizer and VCO
ADF4360-5BCP Integrated Synthesizer and VCO
ADF4360-5BCPRL Integrated Synthesizer and VCO
ADF4360-5BCPRL7 Integrated Synthesizer and VCO
相關代理商/技術參數
參數描述
ADF4360-6BCPRL 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 24-Pin LFCSP EP T/R
ADF4360-6BCPRL7 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 24-Pin LFCSP EP T/R 制造商:Rochester Electronics LLC 功能描述:INT. SYNTHESIZER & VCO - 1000 - 1250 MHZ - Bulk
ADF4360-6BCPU1 制造商:Analog Devices 功能描述:FRAC-N PLL AND VCO - Bulk
ADF4360-6BCPZ 功能描述:IC SYNTHESIZER VCO 24LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器,PLL,頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應商設備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ADF4360-6BCPZ 制造商:Analog Devices 功能描述:VOLTAGE CONTROLLED OSCILLATOR, 1.25GHZ,
主站蜘蛛池模板: 天气| 民县| 海安县| 洪江市| 富蕴县| 琼中| 漠河县| 和政县| 宁南县| 育儿| 宜州市| 乡宁县| 南投市| 太和县| 凤翔县| 北安市| 延长县| 民丰县| 寿光市| 凉山| 二手房| 当阳市| 眉山市| 怀安县| 安达市| 东平县| 增城市| 元阳县| 聂荣县| 涿州市| 容城县| 伊吾县| 白朗县| 探索| 崇礼县| 黄平县| 商水县| 金寨县| 盈江县| 大足县| 宁安市|