- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373994 > ADL5391 (Analog Devices, Inc.) DC to 2.0 GHz Multiplier PDF資料下載
參數(shù)資料
| 型號： | ADL5391 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | DC to 2.0 GHz Multiplier |
| 中文描述： | DC到2.0 GHz的乘數(shù) |
| 文件頁數(shù)： | 1/16頁 |
| 文件大小： | 394K |
| 代理商： | ADL5391 |
DC to 2.0 GHz
Multiplier
ADL5391
FEATURES
Ultrafast symmetric multiplier
Function: V
W
= α × (V
X
× V
Y
)/1 V + V
Z
Unique design ensures absolute XY-symmetry
Identical X and Y amplitude/timing responses
Adjustable gain scaling, α
DC-coupled throughout, 3 dB bandwidth of 2 GHz
Fully differential inputs, may be used single ended
Low noise, high linearity
Accurate, temperature stable gain scaling
Single-supply operation (4.5 V to 5.5 V @ 130 mA)
Low current power-down mode
16-lead LFCSP
APPLICATIONS
Wideband multiplication and summing
High frequency analog modulation
Adaptive antennas (diversity/phased array)
Square-law detectors and true rms detectors
Accurate polynomial function synthesis
DC capable VGA with very fast control
GENERAL DESCRIPTION
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
2006 Analog Devices, Inc. All rights reserved.
www.analog.com
FUNCTIONAL BLOCK DIAGRAM
0
YMNS YPLS
GADJ
ZMNS
ZPLS
WPLS
WMNS
XPLS
XMNS
VMID
ENBL
COMM VPOS
W =
α
XY/1V+Z
ADL5391
Figure 1.
The ADL5391 draws on three decades of experience in
advanced analog multiplier products. It provides the same
general mathematical function that has been field proven to
provide an exceptional degree of versatility in function synthesis.
V
W
=
α
× (
V
X
×
V
Y
)/ 1 V +
V
Z
The most significant advance in the ADL5391 is the use of a
new multiplier core architecture, which differs markedly from
the conventional form that has been in use since 1970. The
conventional structure that employs a current mode, translinear
core is fundamentally asymmetric with respect to the X and Y
inputs, leading to relative amplitude and timing misalignments
that are problematic at high frequencies. The new multiplier
core eliminates these misalignments by offering symmetric
signal paths for both X and Y inputs. The Z input allows a signal
to be added directly to the output. This can be used to cancel a
carrier or to apply a static offset voltage.
The fully differential X, Y, and Z input interfaces are operational
over a ±2 V range, and they can be used in single-ended fashion.
The user can apply a common mode at these inputs to vary
from the internally set V
POS
/2 down to ground. If these inputs
are ac-coupled, their nominal voltage will be V
POS
/2. These input
interfaces each present a differential 500 Ω input impedance up to
approximately 700 MHz, decreasing to 50 Ω at 2 GHz. The gain
scaling input, GADJ, can be used for fine adjustment of the gain
scaling constant (α) about unity.
The differential output can swing ±2 V about the V
POS
/2
common-mode and can be taken in a single-ended fashion as
well. The output common mode is designed to interface directly
to the inputs of another ADL5391. Light dc loads can be ground
referenced; however, ac-coupling of the outputs is recommended
for heavy loads.
The ENBL pin allows the ADL5391 to be disabled quickly to a
standby mode. It operates off supply voltages from 4.5 V to
5.5 V while consuming approximately 130 mA.
The ADL5391 is fabricated on Analog Devices proprietary, high
performance, 65 GHz, SOI complementary, SiGe bipolar IC
process. It is available in a 16-lead, Pb-free, LFCSP and operates
over a 40°C to +85°C temperature range. Evaluation boards
are available.
相關PDF資料 |
PDF描述 |
|---|---|
| ADL5391ACPZ-R2 | DC to 2.0 GHz Multiplier |
| ADL5391ACPZ-R7 | DC to 2.0 GHz Multiplier |
| ADL5391ACPZ-WP | DC to 2.0 GHz Multiplier |
| ADL5391-EVALZ | DC to 2.0 GHz Multiplier |
| ADL5501 | 50 MHz to 4 GHz TruPwr Detector |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADL5391ACPZ | 制造商:Analog Devices 功能描述:IC, MULTIPLIER, 2.0GHZ, 16LFCSP 制造商:Analog Devices 功能描述:IC, MULTIPLIER, 2.0GHZ, 16LFCSP; IC Function:Analogue Multiplier; Brief Features:3 dB bandwidth of 2 GHz; Supply Voltage Min:4.5V; Supply Voltage Max:5.5V; Operating Temperature Min:-40C; Operating Temperature Max:85C; Digital IC ;RoHS Compliant: Yes |
| ADL5391ACPZ-R2 | 制造商:Analog Devices 功能描述:DC TO 2.0 GHZ MULTIPLIER - Tape and Reel |
| ADL5391ACPZ-R7 | 功能描述:IC MULTIPLIER 2.0GHZ 16LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標準包裝:100 系列:* |
| ADL5391ACPZ-WP | 制造商:Analog Devices 功能描述:ANLG MLTPLR 2-BIT 2GHZ 16LFCSP EP - Waffle Pack |
| ADL5391-EVAL | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。