欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADM1066
廠商: Analog Devices, Inc.
元件分類: ADC
英文描述: Multisupply Supervisor/Sequencer with Margining Control and Auxiliary ADC Inputs
中文描述: Multisupply監/同裕量控制和輔助ADC輸入序列
文件頁數: 5/32頁
文件大小: 861K
代理商: ADM1066
ADM1066
Parameter
Conversion Time
Offset Error
Input Noise
BUFFERED VOLTAGE OUTPUT DACs
Resolution
Code 0x80 Output Voltage
Rev. 0 | Page 5 of 32
Min
Typ
0.44
84
0.25
8
Max
±2
Unit
ms
ms
LSB
LSB
rms
Bits
Test Conditions/Comments
One conversion on one channel
All 12 channels selected, 16x averaging enabled
V
REFIN
= 2.048 V
Direct input (no attenuator)
6 DACs are individually selectable for centering on
one of four output voltage ranges
Same range, independent of center point
Endpoint corrected
Sourcing Current, I
REFOUTMA X
= -200μA
Sinking Current, I
REFOUTMA X
= 100μA
Per mA
DC
100 mV step in 20 ns with 50 pF load
No load
Sourcing current, I
DACnMAX
= 100 μA
Sinking current, I
DACnMAX
= 100 μA
Capacitor required for decoupling, stability
Per 100 μA
DC
I
OH
= 0
I
OH
= 1μA
2 V < V
OH
< 7 V
V
PU
(pull-up to VDDCAP or V
PN
) = 2.7 V, I
OH
= 0.5 mA
V
PU
to V
pn
= 6.0 V, I
OH
= 0 mA
V
PU
≤ 2.7 V, I
OH
= 0.5 mA
I
OL
= 20 mA
Maximum sink current per PDO pin
Maximum total sink for all PDOs
Internal pull-up
Current load on any VPn pull-ups, that is, total
source current available through any number of
PDO pull-up switches configured onto any one
V
PDO
= 14.4 V
All on-chip time delays derived from this clock
Range 1
Range 2
Range 3
Range 4
Output Voltage Range
LSB Step Size
INL
DNL
Gain Error
Load Regulation
Maximum Load Capacitance
Settling Time into 50 pF Load
Load Regulation
PSRR
0.592
0.796
0.996
1.246
2.043
1
11
10.5
2.4
V
PU
0.3
0
0.6
0.8
1
1.25
601.25
2.36
-4
2
2.5
60
40
2.048
0.25
0.25
2
60
500
12.5
12
20
20
0.603
0.803
1.003
1.253
±0.75
±0.4
1
50
2
2.053
14
13.5
4.5
0.50
20
60
2
V
V
V
V
mV
mV
LSB
LSB
%
mV
mV
pF
μs
mV
dB
dB
V
mV
mV
μF
mV
dB
k
V
V
μA
V
V
V
V
mA
mA
k
mA
REFERENCE OUTPUT
Reference Output Voltage
Load Regulation
Minimum Load Capacitance
Load Regulation
PSRR
PROGRAMMABLE DRIVER OUTPUTS
High Voltage (Charge Pump) Mode (PDO1–6)
Output Impedance
V
OH
I
OUTAVG
Standard (Digital Output) Mode (PDO1–10)
V
OH
V
OL
I
OL2
I
SINK2
R
PULL-UP
I
SOURCE
(VPn)
2
Three-State Output Leakage Current
Oscillator Frequency
90
100
10
110
μA
kHz
相關PDF資料
PDF描述
ADM1066ASU Multisupply Supervisor/Sequencer with Margining Control and Auxiliary ADC Inputs
ADM1069 SUPER SEQUENCER-TM WITH MARGINING CONTROL AND AUXILIARY ADC INPUTS
ADM1069ACP SUPER SEQUENCER-TM WITH MARGINING CONTROL AND AUXILIARY ADC INPUTS
ADM1069ACP-REEL SUPER SEQUENCER-TM WITH MARGINING CONTROL AND AUXILIARY ADC INPUTS
ADM1069ACP-REEL7 SUPER SEQUENCER-TM WITH MARGINING CONTROL AND AUXILIARY ADC INPUTS
相關代理商/技術參數
參數描述
ADM1066ACP 制造商:Analog Devices 功能描述:Volt Supervisor Sequencer 2.7V to 5.4V 40-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC SEQUENCER/SUPERVISOR
ADM1066ACP-REEL 制造商:Analog Devices 功能描述:Volt Supervisor Sequencer 2.7V to 5.4V 40-Pin LFCSP EP T/R
ADM1066ACP-REEL7 制造商:Analog Devices 功能描述:Volt Supervisor Sequencer 2.7V to 5.4V 40-Pin LFCSP EP T/R
ADM1066ACP-U3 制造商:Analog Devices 功能描述:MULTI- SUPPLY SUPERVISOR/SEQUENCER WITH MARGINING CONTROL - Bulk
ADM1066ACPZ 功能描述:IC SEQUENCER/SUPERVISOR 40LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 監控器 系列:Super Sequencer® 其它有關文件:STM6717 View All Specifications 標準包裝:1 系列:- 類型:多壓監控器 監視電壓數目:2 輸出:開路漏極或開路集電極 復位:低有效 復位超時:最小為 600 ms 電壓 - 閥值:1.11V,3.075V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A,SOT-753 供應商設備封裝:SOT-23-5 包裝:Digi-Reel® 產品目錄頁面:1194 (CN2011-ZH PDF) 其它名稱:497-7019-6
主站蜘蛛池模板: 民勤县| 竹北市| 兴业县| 绥德县| 栖霞市| 永新县| 黄平县| 扬中市| 浮山县| 正镶白旗| 二连浩特市| 松潘县| 友谊县| 镇康县| 邹城市| 嘉义市| 平阴县| 潼关县| 都昌县| 扶风县| 凤山市| 长葛市| 宜君县| 怀来县| 科尔| 玉龙| 蓬溪县| 英吉沙县| 卢龙县| 务川| 牟定县| 溆浦县| 罗田县| 安岳县| 慈利县| 化德县| 宁陕县| 大余县| 饶平县| 宣化县| 黄山市|