- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374008 > ADM692 (Analog Devices, Inc.) Analog Switch / Multiplexer (Mux) IC; Analog Switch Function:Analog Switch; Package/Case:16-DIP; Leaded Process Compatible:No; Leakage Current:0.5nA; On Resistance, Rds(on):85ohm; Peak Reflow Compatible (260 C):No RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號： | ADM692 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Analog Switch / Multiplexer (Mux) IC; Analog Switch Function:Analog Switch; Package/Case:16-DIP; Leaded Process Compatible:No; Leakage Current:0.5nA; On Resistance, Rds(on):85ohm; Peak Reflow Compatible (260 C):No RoHS Compliant: No |
| 中文描述： | 微處理器監(jiān)控電路 |
| 文件頁數(shù)： | 13/16頁 |
| 文件大?。?/td> | 199K |
| 代理商： | ADM692 |
ADM690–ADM695
REV. A
–13–
ADM691
ADM693
ADM695
R
2
R
1
PFO
INPUT POWER
+5V
V
CC
V
BATT
V
OUT
CE
OUT
WDI
GND
PFI
0.1
μ
F
3V
BATTERY
RESET
0.1
μ
F
OSC IN
OSC SEL
LOW LINE
WDO
SYSTEM STATUS
INDICATORS
CMOS
RAM
ADDRESS
DECODE
I/O LINE
NMI
RESET
A0–A15
μ
P
0.1
μ
F
RESET
CE
IN
BATT
ON
NC
Figure 24. ADM691/ADM693/ADM695 Typical Application
Reset Output
T he internal voltage detector monitors V
CC
and generates a
RESET
output to hold the microprocessor’s Reset line low
when V
CC
is below 4.65 V (4.4 V for ADM693). An internal
timer holds
RESET
low for 50 ms (200 ms for the ADM695)
after V
CC
rises above 4.65 V (4.4 V for ADM693). T his prevents
repeated toggling of
RESET
even if the 5 V power drops out
and recovers with each power line cycle.
T he crystal oscillator normally used to generate the clock for mi-
croprocessors can take several milliseconds to stabilize. Since
most microprocessors need several clock cycles to reset,
RESET
must be held low until the microprocessor clock oscillator has
started. T he power-up
RESET
pulse lasts 50 ms (200 ms for the
ADM695) to allow for this oscillator start-up time. If a different
reset pulse width is required, then a capacitor should be con-
nected to OSC IN or an external clock may be used. Please refer
to T able I and Figure 4. T he manual reset switch and the 0.1
μ
F
capacitor connected to the reset line can be omitted if a manual
reset is not needed. An inverted, active high, RESET output is
also available.
Power Fail Detector
T he +5 V V
CC
power line is monitored via a resistive potential
divider connected to the Power Fail Input (PFI). When the
voltage at PFI falls below 1.3 V, the Power Fail Output (
PFO
)
drives the processor’s NMI input low. If for example a Power
Fail threshold of 4.8 V is set with resistors R
1
and R
2
, the micro-
processor will have the time when V
CC
falls from 4.8 V to 4.65 V
to save data into RAM. An earlier power fail warning can be
generated if the unregulated dc input to the 5 V regulator is
available for monitoring. T his will allow more time for micro-
processor housekeeping tasks to be completed before power is
lost.
RAM Write Protection
T he ADM691/ADM693/ADM695
CE
OUT
line drives the Chip
Select inputs of the CMOS RAM.
CE
OUT
follows
CE
IN
as long
as V
CC
is above the 4.65 V (4.4 V for ADM693) reset threshold.
If V
CC
falls below the reset threshold,
CE
OUT
goes high, inde-
pendent of the logic level at
CE
IN
. T his prevents the micropro-
cessor from writing erroneous data into RAM during power-up,
power-down, brownouts and momentary power interruptions.
Watchdog T imer
T he microprocessor drives the Watchdog Input (WDI) with an
I/O line. When OSC IN and OSC SEL are unconnected, the
microprocessor must toggle the WDI pin once every 1.6 sec-
onds to verify proper software execution. If a hardware or soft-
ware failure occurs such that WDI not toggled, the ADM691/
ADM693 will issue a 50 ms (200 ms for ADM695)
RESET
pulse after 1.6 seconds. T his typically restarts the micro-
processor’s power-up routine. A new
RESET
pulse is issued
every 1.6 seconds until WDI is again strobed. If a different
watchdog timeout period is required, then a capacitor should be
connected to OSC IN or an external clock may be used. Please
refer to T able I and Figure 4.
T he WAT CHDOG OUT PUT (
WDO
) goes low if the watch-
dog timer is not serviced within its timeout period. Once
WDO
goes low, it remains low until a transition occurs at WDI. T he
watchdog timer feature can be disabled by leaving WDI
unconnected.
T he
RESET
output has an internal 3
μ
A pull-up, and can either
connect to an open collector reset bus or directly drive a CMOS
gate without an external pull-up resistor.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADM692AN | Microprocessor Supervisory Circuits |
| ADM692AQ | Analog Switch / Multiplexer (Mux) IC; On-Resistance, Rds(on):85ohm; Analog Switch Function:Analog Switch; Leakage Current:0.5nA; Supply Voltage Max:44V; Package/Case:16-DIP; Leaded Process Compatible:No RoHS Compliant: No |
| ADM692SQ | Microprocessor Supervisory Circuits |
| ADM690ADM695 | Microprocessor Supervisory Circuits |
| ADM690AN | Microprocessor Supervisory Circuits |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADM6926 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:26 port 10/100 Mbps Ethernet Switch Controller |
| ADM6926ABT1 | 功能描述:IC SWITCH CNTRLR 10/100 128QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ADM6926X-AB-T-1 | 功能描述:IC ETHERNET SW CTRLR 128-PQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ADM692A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Microprocessor Supervisory Circuits |
| ADM692AAN | 制造商:Rochester Electronics LLC 功能描述:5V CMOS PROCESS - Bulk 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。