- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374009 > ADM696AN (ANALOG DEVICES INC) Microprocessor Supervisory Circuits PDF資料下載
參數(shù)資料
| 型號： | ADM696AN |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 電源管理 |
| 英文描述： | Microprocessor Supervisory Circuits |
| 中文描述： | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP16 |
| 封裝： | PLASTIC, DIP-16 |
| 文件頁數(shù)： | 4/12頁 |
| 文件大小： | 407K |
| 代理商： | ADM696AN |
ADM696/ADM697
REV. 0
–4–
PIN FUNCTION DESCRIPTION
Pin No.
Mnemonic
ADM696
ADM697
Function
V
CC
V
BATT
V
OUT
3
1
2
3
—
—
Power Supply Input +3 V to +5 V.
Backup Battery Input. Connect to Ground if a backup battery is not used.
Output Voltage, V
CC
or V
BATT
is internally switched to V
OUT
depending on which is at the
highest potential. V
OUT
can supply up to 100 mA to power CMOS RAM. Connect V
OUT
to
V
CC
if V
OUT
and V
BATT
are not used.
0 V. Ground reference for all signals.
Logic Output.
RESET
goes low whenever LL
IN
falls below 1.3 V or when V
CC
falls below
the V
BATT
input voltage.
RESET
remains low for 50 ms after LL
IN
goes above 1.3 V,
RESET
also goes low for 50 ms if the watchdog timer is enabled but not serviced within its
timeout period. The
RESET
pulse width can be adjusted as shown in Table I.
Watchdog Input, WDI is a three level input. If WDI remains either high or low for longer
than the watchdog timeout period,
RESET
pulses low and
WDO
goes low. The timer resets
with each transition at the WDI input. The watchdog timer is disabled when WDI is left
floating or is driven to midsupply.
Power Fail Input. PFI is the noninverting input to the Power Fail Comparator when PFI is
less than 1.3 V,
PFO
goes low. Connect PFI to GND or V
OUT
when not used. See Figure 1.
Power Fail Output.
PFO
is the output of the Power Fail Comparator. It goes low when PFI
is less than 1.3 V. The comparator is turned off and
PFO
goes low when V
CC
is below
V
BATT
.
Logic Input. The input to the CE gating circuit. Connect to GND or V
OUT
if not used.
Logic Output.
CE
OUT
is a gated version of the
CE
IN
signal.
CE
OUT
tracks
CE
IN
when LL
IN
is above 1.3 V. If LL
IN
is below 1.3 V,
CE
OUT
is forced high.
Logic Output. BATT ON goes high when V
OUT
is internally switched to the V
BATT
input.
It goes low when V
OUT
is internally switched to V
CC
. The output typically sinks 7 mA and
can directly drive the base of an external PNP transistor to increase the output current above
the 100 mA rating of V
OUT
.
Logic Output.
LOW LINE
goes low when LL
IN
falls below 1.3 V. It returns high as soon as
LL
IN
rises above 1.3 V.
Logic Output. RESET is an active high output. It is the inverse of
RESET
.
Logic Oscillator Select Input. When OSC SEL is unconnected or driven high, the internal
oscillator sets the reset time delay and watchdog time-out period. When OSC SEL is low,
the external oscillator input, OSC IN, is enabled. OSC SEL has a 3
μ
A internal pullup. See
Table I and Figure 4.
Logic Oscillator Input. When OSC SEL is low, OSC IN can be driven by an external clock
to adjust both the reset delay and the watchdog time-out period. The timing can also be
adjusted by connecting an external capacitor to this pin. See Table I and Figure 4. When
OSC SEL is high or floating, OSC IN selects between fast and slow watchdog time-out periods.
Logic Output. The Watchdog Output,
WDO
, goes low if WDI remains either high or low
for longer than the watchdog time-out period.
WDO
is set high by the next transition at
WDI. If WDI is unconnected or at midsupply,
WDO
remains high.
WDO
also goes high
when
LOW LINE
goes low.
No Connect. It should be left open.
Voltage Sensing Input. The voltage on the low line input, LL
IN
, is compared with a 1.3 V
reference voltage. This input is normally used to monitor the power supply voltage. The
output of the comparator generates a
LOW LINE
output signal. It also generates a
RESET/
RESET
output.
This is a special test pin using during device manufacture. It should be connected to GND.
GND
RESET
4
15
5
15
WDI
11
11
PFI
9
9
PFO
10
10
CE
IN
CE
OUT
—
—
13
12
BATT ON
5
—
LOW LINE
6
6
RESET
OSC SEL
16
8
16
8
OSC IN
7
7
WDO
14
14
NC
LL
IN
12
13
2
4
TEST
—
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADM696AQ | Microprocessor Supervisory Circuits |
| ADM696AR | Microprocessor Supervisory Circuits |
| ADM696SQ | Microprocessor Supervisory Circuits |
| ADM699 | Microprocessor Supervisory Circuits |
| ADM698 | Microprocessor Supervisory Circuits |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADM696ANZ | 功能描述:IC SUPERVISOR MPU 16DIP RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極，開路漏極 復(fù)位:高有效/低有效 復(fù)位超時:最小為 250 ms 電壓 - 閥值:4.37V，4.62V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:管件 產(chǎn)品目錄頁面:1337 (CN2011-ZH PDF) |
| ADM696AQ | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADM696AR | 功能描述:IC SUPERVISOR MPU 100MA 16SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復(fù)位:高有效 復(fù)位超時:- 電壓 - 閥值:1.8V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:6-TSOP（0.059"，1.50mm 寬）5 引線 供應(yīng)商設(shè)備封裝:5-TSOP 包裝:剪切帶 (CT) 其它名稱:NCP301HSN18T1GOSCT |
| ADM696AR-REEL | 制造商:Analog Devices 功能描述:Processor Supervisor Adj 3V to 5.5V 16-Pin SOIC W T/R |
| ADM696ARZ | 功能描述:IC SUPERVISOR MPU 100MA 16SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極，開路漏極 復(fù)位:高有效/低有效 復(fù)位超時:最小為 250 ms 電壓 - 閥值:4.37V，4.62V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:管件 產(chǎn)品目錄頁面:1337 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。