- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374009 > ADM696AR (ANALOG DEVICES INC) Microprocessor Supervisory Circuits PDF資料下載
參數(shù)資料
| 型號(hào)： | ADM696AR |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 電源管理 |
| 英文描述： | Microprocessor Supervisory Circuits |
| 中文描述： | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO16 |
| 封裝： | SOIC-16 |
| 文件頁(yè)數(shù)： | 10/12頁(yè) |
| 文件大小： | 407K |
| 代理商： | ADM696AR |
ADM696/ADM697
REV. 0
–10–
Replacing the Back-Up Battery
When changing the back-up battery with system power on, spu-
rious resets can occur when the battery is removed. This occurs
because the leakage current flowing out of the V
BATT
pin will
charge up the stray capacitance. If the voltage on V
BATT
reaches
within 50 mV of V
CC
, a reset pulse is generated.
If spurious resets during battery replacement are acceptable,
then no action is required. If not, then one of the following solu-
tions should be considered:
1. A capacitor from V
BATT
to GND. This gives time while the
capacitor is charging up to change the battery. The leakage
current will charge up the external capacitor towards the
V
CC
level. The time taken is related to the charging current,
the size of external capacitor and the voltage differential be-
tween the capacitor and the charging voltage supply.
t
=
C
EXT
×
V
DIFF
/I
The maximum leakage (charging) current is 1
μ
A over tem-
perature and V
DIFF
= V
CC
V
BATT
. Therefore, the capacitor
size should be chosen such that sufficient time is available to
make the battery replacement.
C
EXT
=
T
REQD
(1
μ
A/
(
V
CC
– V
BATT
))
If a replacement time of 5 s is allowed and assuming a V
CC
of 4.5 V and a V
BATT
of 3 V,
C
EXT
= 3.33
μ
F
2. A resistor from V
BATT
to GND. This will prevent the voltage
on V
BATT
from rising to within 50 mV of V
CC
during battery
replacement.
R
= (
V
CC
– 50
mV
)/1
μ
A
Note that the resistor will discharge the battery slightly.
With a V
CC
supply of 4.5 V, a suitable resistor is 4.3 M
.
With a 3 V battery, this will draw around 700 nA. This will
be negligible in most cases.
TYPICAL APPLICATIONS
ADM696
Figure 18 shows the ADM696 in a typical power monitoring,
battery backup application. V
OUT
powers the CMOS RAM.
Under normal operating conditions with V
CC
present, V
OUT
is
internally connected to V
CC
. If a power failure occurs, V
CC
will
decay and V
OUT
will be switched to V
BATT
, thereby maintaining
power for the CMOS RAM.
Power Fail
RESET
The V
CC
power supply is also monitored by the Low Line In-
put, LL
IN
. A
RESET
pulse is generated when LL
IN
falls below
1.3 V.
RESET
will remain low for 50 ms after LL
IN
returns
above 1.3 V. This allows for a power-on reset and prevents re-
peated toggling of
RESET
if the V
CC
power supply is unstable.
Resistors R3 and R4 should be chosen to give the desired V
CC
reset threshold.
Watchdog Timer
The Watchdog Timer Input (WDI) monitors an I/O line from
the
μ
P system. This line must be toggled once every 1.6 s to
verify correct software execution. Failure to toggle the line indi-
cates that the
μ
P system is not correctly executing its program
and may be tied up in an endless loop. If this happens, a reset
pulse is generated to initialize the processor.
If the watchdog timer is not needed the WDI input should be
left floating.
Power Fail Detector
The Power Fail Input, PFI, monitors the input power supply via
a resistive divider network R1 and R2. This input is intended as
an early warning power fail input. The voltage on the PFI input
is compared with a precision 1.3 V internal reference. If the in-
put voltage drops below 1.3 V, a power fail output (PFO) signal
is generated. This warns of an impending power failure and may
be used to interrupt the processor so that the system may be
shut down in an orderly fashion. The resistors in the sensing
network are ratioed to give the desired power fail threshold volt-
age V
T
. The threshold should be set at a higher voltage than the
RESET threshold so that there is sufficient time available to
complete the shutdown procedure before the processor is
RESET and power is lost.
ADM696
R2
R1
PFO
+5V
V
CC
CMOS RAM
POWER
I/O LINE
μP NMI
μP RESET
μP SYSTEM
μP POWER
V
OUT
RESET
WDI
GND
PFI
V
BATT
BATTERY
+
R4
R3
LL
IN
RESET
Figure 18a. ADM696 Typical Application Circuit A
Figure 18b shows a similar application for the ADM696 but in
this case the PFI input monitors the unregulated input to the
7805 voltage regulator. This gives an earlier warning of an im-
pending power failure. It is useful with processors operating at
low speeds or where there are a significant number of house-
keeping tasks to be completed before the power is lost.
ADM696
R2
R1
PFO
INPUT
POWER
V
CC
V
BATT
V
OUT
WDI
GND
PFI
0.1μF
3V
BATTERY
RESET
OSC IN
OSC SEL
LOW LINE
WDO
SYSTEM STATUS
INDICATORS
CMOS
RAM
I/O LINE
NMI
RESET
A0–A15
μP
BATT
ON
NC
V
CC
LL
IN
μP
POWER
RESET
R4
R3
7805
0.1μF
Figure 18b. ADM696 Typical Application Circuit B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADM696SQ | Microprocessor Supervisory Circuits |
| ADM699 | Microprocessor Supervisory Circuits |
| ADM698 | Microprocessor Supervisory Circuits |
| ADM698AN | Microprocessor Supervisory Circuits |
| ADM698AQ | Microprocessor Supervisory Circuits |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADM696AR-REEL | 制造商:Analog Devices 功能描述:Processor Supervisor Adj 3V to 5.5V 16-Pin SOIC W T/R |
| ADM696ARZ | 功能描述:IC SUPERVISOR MPU 100MA 16SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極，開路漏極 復(fù)位:高有效/低有效 復(fù)位超時(shí):最小為 250 ms 電壓 - 閥值:4.37V，4.62V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:管件 產(chǎn)品目錄頁(yè)面:1337 (CN2011-ZH PDF) |
| ADM696ARZ | 制造商:Analog Devices 功能描述:IC SUPERVISORY CIRCUIT |
| ADM696ARZ-REEL | 功能描述:IC SUPERVISOR MPU 16SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:400 系列:- 類型:備用電池電路 監(jiān)視電壓數(shù)目:1 輸出:開路漏極，推挽式 復(fù)位:高有效/低有效 復(fù)位超時(shí):最小為 35 ms 電壓 - 閥值:4.65V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC W 包裝:帶卷 (TR) 其它名稱:ADM691ARZ-REEL7TR |
| ADM696SQ | 功能描述:IC SUPERVISOR MPU 100MA 16CDIP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復(fù)位:高有效 復(fù)位超時(shí):- 電壓 - 閥值:1.8V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:6-TSOP（0.059"，1.50mm 寬）5 引線 供應(yīng)商設(shè)備封裝:5-TSOP 包裝:剪切帶 (CT) 其它名稱:NCP301HSN18T1GOSCT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。