- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374009 > ADM706AR (ANALOG DEVICES INC) Low Cost uP Supervisory Circuits PDF資料下載
參數(shù)資料
| 型號(hào)： | ADM706AR |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 電源管理 |
| 英文描述： | Low Cost uP Supervisory Circuits |
| 中文描述： | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8 |
| 封裝： | MS-012AA, SOIC-8 |
| 文件頁(yè)數(shù)： | 4/8頁(yè) |
| 文件大小： | 143K |
| 代理商： | ADM706AR |
REV. B
–4–
ADM705–ADM708
Manual Reset (ADM707/ADM708)
The manual reset input (
MR
) allows other reset sources, such as
a manual reset switch, to generate a processor reset. The input
is effectively debounced by the timeout period (200 ms typical).
The
MR
input is TTL/CMOS compatible, so it may also be
driven by any logic reset output.
V
CC
RESET
MR
WDO
VRT
VRT
t
RS
t
RS
MR
EXTERNALLY
DRIVEN LOW
Figure 3.
RESET
,
MR
, and
WDO
Timing
Watchdog Timer (ADM705/ADM706)
The watchdog timer circuit may be used to monitor the activity
of the microprocessor in order to check that it is not stalled in an
indefinite loop. An output line on the processor is used to toggle
the Watchdog Input (WDI) line. If this line is not toggled
within the timeout period (1.6 sec), the watchdog output
(
WDO
) goes low. The
WDO
output may be connected to a
nonmaskable interrupt (NMI) on the processor; therefore, if the
watchdog timer times out, an interrupt is generated. The inter-
rupt service routine should then be used to rectify the problem.
If a
RESET
signal is required when a timeout occurs, the
WDO
output should be connected to the manual reset input (
MR
).
The watchdog timer is cleared by either a high-to-low or by a
low-to-high transition on WDI. It is also cleared by
RESET
going low; therefore, the watchdog timeout period begins after
RESET
goes high.
When V
CC
falls below the reset threshold,
WDO
is forced low
whether or not the watchdog timer has timed out. Normally,
this would generate an interrupt, but it is overridden by
RESET
going low.
The watchdog monitor can be deactivated by floating the
Watchdog Input (WDI). The
WDO
output can now be used as
a low-line output since it will only go low when V
CC
falls below
the reset threshold.
t
WP
WDI
WDO
RESET
t
RS
RESET EXTERNALLY
TRIGGERED BY
MR
t
WD
t
WD
t
WD
Figure 4. Watchdog Timing
WATCHDOG
TRANSITION
DETECTOR
WATCHDOG
INPUT (WDI)
POWER-FAIL
INPUT (PFI)
POWER-FAIL
PFO
)
WATCHDOG
OUTPUT (
WDO
)
RESET
*
VOLTAGE REFERENCE = 4.65V (ADM705), 4.40V (ADM706)
ADM705/
ADM706
RESET &
WATCHDOG
TIMEBASE
RESET
GENERATOR
MR
V
CC
250 A
V
CC
WATCHDOG
TIMER
4.65V
*
1.25V
Figure 1. ADM705/ADM706 Functional Block Diagram
1.25V
4.65V
*
POWER-FAIL
INPUT (PFI)
POWER-FAIL
OUTPUT (
PFO
)
RESET
*
VOLTAGE REFERENCE = 4.65V (ADM707), 4.40V (ADM708)
ADM707/
ADM708
RESET
GENERATOR
MR
V
CC
250 A
V
CC
RESET
Figure 2. ADM707/ADM708 Functional Block Diagram
CIRCUIT INFORMATION
Power-Fail
RESET
Output
RESET
is an active low output that provides a RESET signal to
the Microprocessor whenever the V
CC
input is below the reset
threshold. An internal timer holds RESET low for 200 ms after
the voltage on V
CC
rises above the threshold. This is intended as
a power-on RESET signal for the microprocessor. It allows time
for both the power supply and the microprocessor to stabilize
after power-up. The
RESET
output is guaranteed to remain
valid (low) with V
CC
as low as 1 V. This ensures that the micro-
processor is held in a stable shutdown condition as the power
supply voltage ramps up.
In addition to
RESET,
an active high RESET output is also
available on the ADM707/ADM708. This is the complement of
RESET
and is useful for processors requiring an active high
RESET signal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADM706P | +3 V, Voltage Monitoring uP Supervisory Circuits |
| ADM706PAN | +3 V, Voltage Monitoring uP Supervisory Circuits |
| ADM706PAR | +3 V, Voltage Monitoring uP Supervisory Circuits |
| ADM706R | ECONOLINE: REC3-DRWI/A - 3W DIP Package Isolated Dual Outputs Vout1 / Vout2- Input / Output 2KVDC Isolation min.- UL94V-0 Package Material- Continuous Short Circiut Protection Auto-Restarting (V1)- Wide Input 2:1- Internal SMD design- 100% Burned In |
| ADM706RAN | ECONOLINE: REC3-DRWI/A - 3W DIP Package Isolated Dual Outputs Vout1 / Vout2- Input / Output 2KVDC Isolation min.- UL94V-0 Package Material- Continuous Short Circiut Protection Auto-Restarting (V1)- Wide Input 2:1- Internal SMD design- 100% Burned In |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADM706AR-REEL | 功能描述:IC SUPERVISOR MPU 4.40V WD 8SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:400 系列:- 類型:備用電池電路 監(jiān)視電壓數(shù)目:1 輸出:開路漏極，推挽式 復(fù)位:高有效/低有效 復(fù)位超時(shí):最小為 35 ms 電壓 - 閥值:4.65V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC W 包裝:帶卷 (TR) 其它名稱:ADM691ARZ-REEL7TR |
| ADM706AR-REEL7 | 功能描述:IC SUPERVISOR MPU 4.40V WD 8SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:400 系列:- 類型:備用電池電路 監(jiān)視電壓數(shù)目:1 輸出:開路漏極，推挽式 復(fù)位:高有效/低有效 復(fù)位超時(shí):最小為 35 ms 電壓 - 閥值:4.65V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC W 包裝:帶卷 (TR) 其它名稱:ADM691ARZ-REEL7TR |
| ADM706ARZ | 功能描述:IC SUPERVISOR MPU 4.4 WD 8SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極，開路漏極 復(fù)位:高有效/低有效 復(fù)位超時(shí):最小為 250 ms 電壓 - 閥值:4.37V，4.62V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:管件 產(chǎn)品目錄頁(yè)面:1337 (CN2011-ZH PDF) |
| ADM706ARZ | 制造商:Analog Devices 功能描述:IC, MPU SUPERVISOR, 190 uA, 5.5V, 8-SOIC |
| ADM706ARZ-REEL | 功能描述:IC SUPERVISOR MPU 4.40V WD 8SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:400 系列:- 類型:備用電池電路 監(jiān)視電壓數(shù)目:1 輸出:開路漏極，推挽式 復(fù)位:高有效/低有效 復(fù)位超時(shí):最小為 35 ms 電壓 - 閥值:4.65V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC W 包裝:帶卷 (TR) 其它名稱:ADM691ARZ-REEL7TR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。