- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374015 > ADM8694AN (ANALOG DEVICES INC) bqTINY(TM) Linear 1-cell Li-Ion Charger w/ 1-A FET, Temp Sense & Charge Enable in QFN-10 10-SON -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | ADM8694AN |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 電源管理 |
| 英文描述： | bqTINY(TM) Linear 1-cell Li-Ion Charger w/ 1-A FET, Temp Sense & Charge Enable in QFN-10 10-SON -40 to 85 |
| 中文描述： | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8 |
| 封裝： | PLASTIC, MS-001BA, DIP-8 |
| 文件頁數(shù)： | 6/16頁 |
| 文件大小： | 183K |
| 代理商： | ADM8694AN |
ADM8690–ADM8695
REV. 0
–6–
Watchdog T imer
RESET
T he watchdog timer circuit monitors the activity of the micro-
processor in order to check that it is not stalled in an indefinite
loop. An output line on the processor is used to toggle the
Watchdog Input (WDI) line. If this line is not toggled within the
selected timeout period, a
RESET
pulse is generated. T he
nominal watchdog timeout period is preset at 1.6 seconds on the
ADM8690/ADM8692/ADM8694. T he ADM8691/ADM8693/
ADM8695 may be configured for either a fixed “short” 100 ms
or a “l(fā)ong” 1.6 second timeout period or for an adjustable
timeout period. If the “short” period is selected, some systems
may be unable to service the watchdog timer immediately after a
reset, so the ADM8691/ADM8693/ADM8695 automatically se-
lects the “l(fā)ong” timeout period directly after a reset is issued.
T he watchdog timer is restarted at the end of reset, whether the
reset was caused by lack of activity on WDI or by V
CC
falling be-
low the reset threshold.
T he normal (short) timeout period becomes effective following
the first transition of WDI after
RESET
has gone inactive. T he
watchdog timeout period restarts with each transition on the
WDI pin. T o ensure that the watchdog timer does not time out,
either a high-to-low or low-to-high transition on the WDI pin
must occur at or less than the minimum timeout period. If WDI
remains permanently either high or low, reset pulses will be
issued after each “l(fā)ong” (1.6 s) timeout period. T he watchdog
monitor can be deactivated by floating the Watchdog Input
(WDI) or by connecting it to midsupply.
WDI
WDO
RESET
t
3
t
2
t
1
t
1
t
1
t
1
= RESET TIME
t
2
= NORMAL (SHORT) WATCHDOG TIMEOUT PERIOD
t
3
= WATCHDOG TIMEOUT PERIOD IMMEDIATELY FOLLOWING A RESET
Figure 3. Watchdog Timeout Period and Reset Active
Time
Power Fail
RESET
Output
RESET
is an active low output that provides a
RESET
signal
to the Microprocessor whenever V
CC
is at an invalid level.
When V
CC
falls below the reset threshold, the
RESET
output
is forced low. T he nominal reset voltage threshold is 4.65 V
(ADM8690/ADM8691/ADM8694/ADM8695) or 4.4 V
(ADM8692/ADM8693).
V
CC
RESET
LOW LINE
t
1
t
1
t
1
= RESET TIME
V1 = RESET VOLTAGE THRESHOLD LOW
V2 = RESET VOLTAGE THRESHOLD HIGH
HYSTERESIS = V2–V1
V1
V2
V2
V1
Figure 2. Power Fail Reset Timing
On power-up,
RESET
will remain low for 50 ms (200 ms for
ADM8694 and ADM8695) after V
CC
rises above the appropri-
ate reset threshold. T his allows time for the power supply and
microprocessor to stabilize. On power-down, the
RESET
out-
put remains low with V
CC
as low as 1 V. T his ensures that the
microprocessor is held in a stable shutdown condition.
T his
RESET
active time is adjustable on the AD M8691/
ADM8693/ADM8695 by using an external oscillator or by
connecting an external capacitor to the OSC IN pin. Refer to
T able I and Figure 4.
T he guaranteed minimum and maximum thresholds of the
ADM8690/ADM8691/ADM8694/ADM8695 are 4.5 V and
4.73 V, while the guaranteed thresholds of the ADM8692/
ADM8693 are 4.25 V and 4.48 V. T he ADM8690/ADM8691/
ADM8694/ADM8695 is, therefore, compatible with 5 V sup-
plies with a +10%, –5% tolerance while the ADM8692/
ADM8693 is compatible with 5 V
±
10% supplies. T he reset
threshold comparator has approximately 50 mV of hysteresis.
T he response time of the reset voltage comparator is less than 1
μ
s. If glitches are present on the V
CC
line which could cause
spurious reset pulses, then V
CC
should be decoupled close to
the device.
In addition to
RESET
the ADM8691/ADM8693/ADM8695
contain an active high
RESET
output. T his is the complement
of
RESET
and is intended for processors requiring an active
high RESET signal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADM8694ARN | Single Chip Li-Ion Charge Management IC for Handheld Applications (bqTINY) 10-SON -40 to 125 |
| ADM8690-ADM8695 | Microprocessor Supervisory Circuits |
| ADM8690 | Microprocessor Supervisory Circuits(微處理器監(jiān)控電路) |
| ADM8690ADM8695 | Microprocessor Supervisory Circuits |
| ADM8691ARN | Microprocessor Supervisory Circuits |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADM8694ANZ | 制造商:Analog Devices 功能描述:Processor Supervisor 4.65V 4.75V to 5.5V 8-Pin PDIP 制造商:Analog Devices 功能描述:SUPERVISOR MICROPROCESSOR PDIP8 |
| ADM8694ARN | 制造商:Analog Devices 功能描述:Processor Supervisor 4.65V 4.75V to 5.5V 8-Pin SOIC N 制造商:Rochester Electronics LLC 功能描述:IMPROVED ADM694 - Bulk |
| ADM8694ARN-REEL | 制造商:Analog Devices 功能描述:Processor Supervisor 4.65V 4.75V to 5.5V 8-Pin SOIC N T/R 制造商:Rochester Electronics LLC 功能描述:IMPROVED ADM694 - Tape and Reel |
| ADM8694ARNZ | 制造商:Analog Devices 功能描述:Processor Supervisor 4.65V 4.75V to 5.5V 8-Pin SOIC N 制造商:Analog Devices 功能描述:Microprocessor Supervisor |
| ADM8695 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Microprocessor Supervisory Circuits |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。