欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADN2811ACPZ-CML
廠商: Analog Devices Inc
文件頁數: 1/20頁
文件大小: 0K
描述: IC CLK/DATA REC W/AMP 48-LFCSP
標準包裝: 1
類型: 時鐘和數據恢復(CDR),多路復用器
PLL:
主要目的: SONET/SDH,STM
輸入: CML
輸出: CML
電路數: 1
比率 - 輸入:輸出: 1:2
差分 - 輸入:輸出: 是/是
頻率 - 最大: 2.66GHz
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤,CSP
供應商設備封裝: 48-LFCSP
包裝: 托盤
OC-48/OC-48 FEC Clock and Data Recovery
IC with Integrated Limiting Amp
ADN2811
Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.326.8703
2004 Analog Devices, Inc. All rights reserved.
FEATURES
Meets SONET requirements for jitter transfer/generation/
tolerance
Quantizer sensitivity: 4 mV typical
Adjustable slice level: ±100 mV
1.9 GHz minimum bandwidth
Patented clock recovery architecture
Loss of signal detect range: 3 mV to 15 mV
Single reference clock frequency for both native SONET and
15/14 (7%) wrapper rate
Choice of 19.44 MHz, 38.88 MHz, 77.76 MHz, or 155.52 MHz
REFCLK
LVPECL/LVDS/LVCMOS/LVTTL compatible inputs
(LVPECL/LVDS only at 155.52 MHz)
19.44 MHz on-chip oscillator to be used with external crystal
Loss of lock indicator
Loopback mode for high speed test data
Output squelch and bypass features
Single-supply operation: 3.3 V
Low power: 540 mW typical
7 mm × 7 mm, 48-lead LFCSP
APPLICATIONS
SONET OC-48, SDH STM-16, and 15/14 FEC
WDM transponders
Regenerators/repeaters
Test equipment
Backplane applications
PRODUCT DESCRIPTION
The ADN2811 provides the receiver functions of quantization,
signal level detect, and clock and data recovery at OC-48 and
OC-48 FEC rates. All SONET jitter requirements are met,
including jitter transfer, jitter generation, and jitter tolerance. All
specifications are quoted for 40°C to +85°C ambient
temperature, unless otherwise noted.
The device is intended for WDM system applications and can
be used with either an external reference clock or an on-chip
oscillator with external crystal. Both the 2.48 Gb/s and
2.66 Gb/s digital wrapper rates are supported by the ADN2811,
without any change of reference clock.
This device, together with a PIN diode and a TIA preamplifier,
can implement a highly integrated, low cost, low power, fiber
optic receiver.
The receiver front end signal detect circuit indicates when the
input signal level has fallen below a user-adjustable threshold.
The signal detect circuit has hysteresis to prevent chatter at the
output.
The ADN2811 is available in a compact, 7 mm × 7 mm, 48-lead
chip scale package.
FUNCTIONAL BLOCK DIAGRAM
LEVEL
DETECT
DATA
RETIMING
FRACTIONAL
DIVIDER
FREQUENCY
LOCK
DETECTOR
LOOP
FILTER
PHASE
SHIFTER
PHASE
DET.
VCO
XTAL
OSC
LOOP
FILTER
QUANTIZER
/n
ADN2811
SLICEP/N
VCC
VEE
CF1
CF2
LOL
REFSEL[0..1]
REFCLKP/N
XO1
XO2
REFSEL
RATE
CLKOUTP/N
DATAOUTP/N
SDOUT
THRADJ
VREF
NIN
PIN
2
03019-B
-001
Figure 1.
相關PDF資料
PDF描述
ADN2812ACPZ-RL7 IC CLOCK/DATA RECOVERY 32LFCSP
ADN2813ACPZ-500RL7 IC CLK/DATA REC 1.25GBPS 32LFCSP
ADN2814ACPZ-500RL7 IC CLK/DATA REC 675MBPS 32-LFCSP
ADN2815ACPZ IC CLK/DATA REC 1.25GBPS 32LFCSP
ADN2816ACPZ-500RL7 IC CLK/DATA REC 675MBPS 32-LFCSP
相關代理商/技術參數
參數描述
ADN2811ACPZ-CML-RL 功能描述:IC CLK DATA REC SDH 2.66GHZ 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態:上次購買時間 PLL:是 主要用途:SONET/SDH,STM 輸入:CML 輸出:CML 電路數:1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:是/是 頻率 - 最大值:2.66GHz 電壓 - 電源:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商器件封裝:48-LFCSP(7x7) 標準包裝:1
ADN2812 制造商:AD 制造商全稱:Analog Devices 功能描述:Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2812ACP 制造商:Analog Devices 功能描述:IC CLOCK/DATA RECOVERY
ADN2812ACP-RL 制造商:Analog Devices 功能描述:Clock and Data Recovery 32-Pin LFCSP EP T/R
ADN2812ACP-RL7 制造商:Analog Devices 功能描述:Clock and Data Recovery 32-Pin LFCSP EP T/R
主站蜘蛛池模板: 巨野县| 陇南市| 蒙自县| 长沙市| 阿瓦提县| 临澧县| 通河县| 黄冈市| 象山县| 迁西县| 海安县| 台南市| 沙湾县| 张家川| 姚安县| 德保县| 长宁县| 四平市| 正镶白旗| 科技| 泰宁县| 应城市| 东兰县| 梁山县| 鹤庆县| 蓝山县| 磐石市| 吉首市| 肇庆市| 鄂尔多斯市| 名山县| 建水县| 长宁县| 雅江县| 房山区| 图木舒克市| 衡东县| 临沧市| 曲麻莱县| 台中市| 平潭县|