- 您現在的位置：買賣IC網 > Datasheet目錄39 > ADP5042ACPZ-2-R7 (Analog Devices Inc)IC REG TRPL BCK/LINEAR 20LFCSP Datasheet資料下載
參數資料
| 型號： | ADP5042ACPZ-2-R7 |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 19/32頁 |
| 文件大小： | 1378K |
| 描述： | IC REG TRPL BCK/LINEAR 20LFCSP |
| 標準包裝： | 1 |
| 拓撲： | 降壓（降壓）同步（1），線性（LDO）（2） |
| 功能： | 任何功能 |
| 輸出數： | 3 |
| 頻率 - 開關： | 3MHz |
| 電壓/電流 - 輸出 1： | 1.5V，800mA |
| 電壓/電流 - 輸出 2： | 1.8V，300mA |
| 電壓/電流 - 輸出 3： | 3.3V，300mA |
| 帶 LED 驅動器： | 無 |
| 帶監控器： | 是 |
| 帶序列發生器： | 是 |
| 電源電壓： | 1.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-WFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 20-LFCSP-WQ（4x4） |
| 包裝： | 標準包裝 |
| 其它名稱： | ADP5042ACPZ-2-R7DKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet
ADP5042
Rev. A | Page 19 of 32
Thermal Protection
In the event that the junction temperature rises above 150癈,
the thermal shutdown circuit turns off the buck and the LDOs.
Extreme junction temperatures can be the result of high current
operation, poor circuit board design, or high ambient temperature.
A 20癈 hysteresis is included so that when thermal shutdown
occurs, the buck and LDOs do not return to operation until the
on-chip temperature drops below 130癈. When coming out of
thermal shutdown, soft start is initiated.
Undervoltage Lockout
To protect against battery discharge, undervoltage lockout
(UVLO) circuitry is integrated in the system. If the input
voltage on AVIN drops below a typical 2.15 V UVLO threshold,
all channels shut down. In the buck channel, both the power
switch and the synchronous rectifier turn off. When the voltage
on AVIN rises above the UVLO threshold, the part is enabled
once more.
Alternatively, the user can select device models with a UVLO
set at a higher level, suitable for 5 V applications. For these
models, the device hits the turn-off threshold when the input
supply drops to 3.65 V typical.
Enable/Shutdown
The ADP5042 has individual control pins for each regulator. A
logic level high applied to the ENx pin activates a regulator, a
logic level low turns off a regulator.
When regulators are turned off after a Watchdog 2 event (see
the Watchdog 2 Input section), the reactivation of the regulator
occurs with a factory programmed order (see Table 9). The
delay between the regulator activation (t
D1
, t
D2
) is 2 ms.
Table 9. ADP5042 Regulators Sequencing
REGSEQ[1:0] Regulators Sequence (First to Last)
0
0
LDO1 ?LDO2 ?Buck
0
1
Buck ?LDO1 ?LDO2
1
0
LDO1 ?Buck ?LDO2
1
1
No sequence, all regulators start at same time
BUCK SECTION
The buck uses a fixed frequency and high speed current mode
architecture. The buck operates with an input voltage of 2.3 V
to 5.5 V.
Control Scheme
The buck operates with a fixed frequency, current mode PWM
control architecture at medium to high loads for high efficiency
but shift to a power save mode (PSM) control scheme at light
loads to lower the regulation power losses. When operating in
fixed frequency PWM mode, the duty cycle of the integrated
switches is adjusted and regulates the output voltage. When
operating in PSM at light loads, the output voltage is controlled
in a hysteretic manner, with higher output voltage ripple. During
part of this time, the converter is able to stop switching and
enters an idle mode, which improves conversion efficiency.
PWM Mode
In PWM mode, the buck operates at a fixed frequency of 3 MHz,
set by an internal oscillator. At the start of each oscillator cycle,
the PFET switch is turned on, sending a positive voltage across
the inductor. Current in the inductor increases until the current
sense signal crosses the peak inductor current threshold that
turns off the PFET switch and turns on the NFET synchronous
rectifier. This sends a negative voltage across the inductor,
causing the inductor current to decrease. The synchronous
rectifier stays on for the rest of the cycle. The buck regulates the
output voltage by adjusting the peak inductor current threshold.
Power Save Mode (PSM)
The buck smoothly transitions to PSM operation when the load
current decreases below the PSM current threshold. When the
buck enters power save mode, an offset is induced in the PWM
regulation level, which makes the output voltage rise. When the
output voltage reaches a level that is approximately 1.5% above
the PWM regulation level, PWM operation is turned off. At this
point, both power switches are off, and the buck enters an idle
mode. The output capacitor discharges until the output voltage
falls to the PWM regulation voltage, at which point the device
drives the inductor to make the output voltage rise again to the
upper threshold. This process is repeated while the load current
is below the PSM current threshold.
PSM Current Threshold
The PSM current threshold is set to 100 mA. The buck employs
a scheme that enables this current to remain accurately con-
trolled, independent of input and output voltage levels. This
scheme also ensures that there is very little hysteresis between
the PSM current threshold for entry to and exit from the PSM.
The PSM current threshold is optimized for excellent efficiency
over all load currents.
Short-Circuit Protection
The buck includes frequency foldback to prevent output current
runaway on a hard short. When the voltage at the feedback pin
falls below half the target output voltage, indicating the possi-
bility of a hard short at the output, the switching frequency is
reduced to half the internal oscillator frequency. The reduction
in the switching frequency allows more time for the inductor to
discharge, preventing a runaway of output current.
Soft Start
The buck has an internal soft start function that ramps the
output voltage in a controlled manner upon startup, thereby
limiting the inrush current. This prevents possible input voltage
drops when a battery or a high impedance power source is
connected to the input of the converter.
Current Limit
The buck has protection circuitry to limit the amount of
positive current flowing through the PFET switch and the
amount of negative current flowing through the synchronous
rectifier. The positive current limit on the power switch limits
相關PDF資料 |
PDF描述 |
|---|---|
| ADT6402SRJZ-RL7 | IC TEMP SENS TRIP PT PP SOT-23-6 |
| ADT6501SRJZP085RL7 | IC TEMP SENSOR MICROPWR SOT23-5 |
| ADT7302ARTZ-500RL7 | IC SENSOR TEMP 13BIT DGT SOT23-6 |
| ADT7310TRZ | IC TEMP SENSOR 16BIT SPI 8SOIC |
| ADT7461AARMZ-R | IC TEMP SENSOR DGTL 2CH 8-MSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADP5042CP-1-EVALZ | 功能描述:電源管理IC開發工具 Output Buck Regulator + Dual Fixed Eval RoHS:否 制造商:Maxim Integrated 產品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| ADP5042CP-2-EVALZ | 功能描述:電源管理IC開發工具 Output Buck Regulator + Dual Fixed Eval RoHS:否 制造商:Maxim Integrated 產品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| ADP5043ACPZ-1-R7 | 功能描述:IC REG DL BUCK/LINEAR 20LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩壓器 - 線性 + 切換式 系列:- 標準包裝:2,500 系列:- 拓撲:降壓（降壓）同步（3），線性（LDO）（2） 功能:任何功能 輸出數:5 頻率 - 開關:300kHz 電壓/電流 - 輸出 1:控制器 電壓/電流 - 輸出 2:控制器 電壓/電流 - 輸出 3:控制器 帶 LED 驅動器:無 帶監控器:無 帶序列發生器:是 電源電壓:5.6 V ~ 24 V 工作溫度:-40°C ~ 85°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| ADP5043CP-1-EVALZ | 功能描述:BOARD EVAL ADP5043CP-1 RoHS:是 類別:編程器，開發系統 >> 評估板 - DC/DC 與 AC/DC（離線）SMPS 系列:* 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:True Shutdown™ 主要目的:DC/DC，步升 輸出及類型:1，非隔離 功率 - 輸出:- 輸出電壓:- 電流 - 輸出:1A 輸入電壓:2.5 V ~ 5.5 V 穩壓器拓撲結構:升壓 頻率 - 開關:3MHz 板類型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ADP50450003CBZR | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。