欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADSP-21365SKSQ-ENG
廠商: ANALOG DEVICES INC
元件分類: 數字信號處理
英文描述: SHARC Processor
中文描述: 16-BIT, 55.55 MHz, OTHER DSP, PQFP144
封裝: MS-026BFB-HD, HSLQFP-144
文件頁數: 18/54頁
文件大?。?/td> 559K
代理商: ADSP-21365SKSQ-ENG
Rev. PrA
|
Page 18 of 54
|
September 2004
ADSP-21365/6
Preliminary Technical Data
Power-Up Sequencing
The timing requirements for processor startup are given in
Table 10
.
Table 10. Power Up Sequencing Timing Requirements (Processor Startup)
Parameter
Timing Requirements
t
RSTVDD
t
IVDDEVDD
t
CLKVDD
1
t
CLKRST
t
PLLRST
Min
Max
Unit
RESET Low Before V
DDINT
/V
DDEXT
on
V
DDINT
on Before V
DDEXT
CLKIN Valid After V
DDINT
/V
DDEXT
Valid
CLKIN Valid Before RESET Deasserted
PLL Control Setup Before RESET Deasserted
0
–50
0
10
2
20
3
ns
ms
ms
μs
μs
200
200
Switching Characteristic
t
CORERST
1
Valid V
DDINT
/V
DDEXT
assumes that the supplies are fully ramped to their 1.2 and 3.3 volt rails. Voltage ramp rates can vary from microseconds to hundreds of milliseconds
depending on the design of the power supply subsystem.
2
Assumes a stable CLKIN signal, after meeting worst-case startup timing of crystal oscillators. Refer to your crystal oscillator manufacturer's datasheet for startup time.
Assume a 25 ms maximum oscillator startup time if using the XTAL pin and internal oscillator circuit in conjunction with an external crystal.
3
Based on CLKIN cycles
4
Applies after the power-up sequence is complete. Subsequent resets require a minimum of 4 CLKIN cycles for RESET to be held low in order to properly initialize and
propagate default states at all I/O pins.
5
The 4096 cycle count depends on t
SRST
specification in
Table 12
. If setup time is not met, 1 additional CLKIN cycle may be added to the core reset time, resulting in 4097
cycles maximum.
Core Reset Deasserted After RESET Deasserted
4096t
CK
+ 2 t
CCLK
4, 5
Figure 6. Power-Up Sequencing
CLKIN
RESET
t
RSTVDD
RSTOUT
VDDEXT
VDDINT
t
PLLRST
t
CLKRST
t
CLKVDD
t
IVDDEVDD
CLK_CFG1-0
t
CORERST
相關PDF資料
PDF描述
ADSP-21366SBSQ-ENG SHARC Processor
ADSP-21366SCSQ-ENG SHARC Processor
ADSP-21366 Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
ADSP-21366SKBC-ENG Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
ADSP-21365 SHARC Processor
相關代理商/技術參數
參數描述
ADSP-21365SKSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21365YSWZ-2AA 功能描述:IC DSP 32BIT 200MHZ EPAD 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網,RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,FCBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21365YSWZ-2BA 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit/40-Bit 200MHz 200MIPS 144-Pin LQFP EP
ADSP-21365YSWZ-2CA 功能描述:IC DSP 32BIT 200MHZ EPAD 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網,RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,FCBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21366 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
主站蜘蛛池模板: 扎鲁特旗| 鄂伦春自治旗| 朝阳市| 临清市| 南丰县| 乐至县| 贵溪市| 上虞市| 城口县| 同心县| 海原县| 汉源县| 沭阳县| 鲁甸县| 儋州市| 香港| 浏阳市| 务川| 宜春市| 大田县| 民和| 静安区| 南投县| 麻阳| 剑阁县| 静安区| 海丰县| 调兵山市| 涟水县| 西贡区| 洪湖市| 平塘县| 白河县| 小金县| 无锡市| 石台县| 湟中县| 祁阳县| 凌源市| 浦东新区| 牟定县|