欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): ADSP-21366SKSQ-ENG
廠(chǎng)商: ANALOG DEVICES INC
元件分類(lèi): 數(shù)字信號(hào)處理
英文描述: SHARC Processor
中文描述: 16-BIT, 55.55 MHz, OTHER DSP, PQFP144
封裝: MS-026BFB-HD, HSLQFP-144
文件頁(yè)數(shù): 17/54頁(yè)
文件大小: 559K
代理商: ADSP-21366SKSQ-ENG
ADSP-21365/6
Preliminary Technical Data
Rev. PrA
|
Page 17 of 54
|
September 2004
(PLL). This PLL-based clocking minimizes the skew between
the system clock (CLKIN) signal and the processor’s internal
clock (the clock source for the parallel port logic and I/O pads).
Note the definitions of various clock periods that are a function
of CLKIN and the appropriate ratio control (
Table 8
).
Figure 5
shows Core to CLKIN ratios of 6:1, 16:1 and 32:1 with
external oscillator or crystal. Note that more ratios are possible
and can be set through software using the power management
control register (PMCTL). For more information, see the
ADSP-
2136x SHARC Processor Programming Reference
.
Use the exact timing information given. Do not attempt to
derive parameters from the addition or subtraction of others.
While addition or subtraction would yield meaningful results
for an individual device, the values given in this data sheet
reflect statistical variations and worst cases. Consequently, it is
not meaningful to add parameters to derive longer times. See
Figure 38 on page 43
under Test Conditions for voltage refer-
ence levels.
Switching Characteristics
specify how the processor changes its
signals. Circuitry external to the processor must be designed for
compatibility with these signal characteristics. Switching char-
acteristics describe what the processor will do in a given
circumstance. Use switching characteristics to ensure that any
timing requirement of a device connected to the processor (such
as memory) is satisfied.
Timing Requirements
apply to signals that are controlled by cir-
cuitry external to the processor, such as the data input for a read
operation. Timing requirements guarantee that the processor
operates correctly with other devices.
Table 8. ADSP-21365/6 CLKOUT and CCLK Clock
Generation Operation
Timing
Requirements
CLKIN
CCLK
Description
Calculation
Input Clock
Core Clock
1/t
CK
1/t
CCLK
Table 9. Clock Periods
Timing
Requirements
t
CK
t
CCLK
t
PCLK
t
SCLK
t
SPICLK
Description
1
1
where:
SR = serial port-to-core clock ratio (wide range, determined by SPORT
CLKDIV)
SPIR = SPI-to-Core Clock Ratio (wide range, determined by SPIBAUD register)
DAI_Px = Serial Port Clock
SPICLK = SPI Clock
CLKIN Clock Period
(Processor) Core Clock Period
(Peripheral) Clock Period = 2 × t
CCLK
Serial Port Clock Period = (t
PCLK
) × SR
SPI Clock Period = (t
PCLK
) × SPIR
Figure 5. Core Clock and System Clock Relationship to CLKIN
CLKIN
CCLK
(CORECLOCK)
PLLILCLK
XTAL
XTAL
OSC
PLL
6:1, 16:1,
32:1
CLKOUT
CLK-CFG[1:0]
相關(guān)PDF資料
PDF描述
ADSP-21366SBBC-ENG SHARC Processor
ADSP-2164BP-40 SWITCH PB SPDT VERT .4VA SEALED
ADSP-2161BS-66 DSP Microcomputers with ROM
ADSP-2161KP-66 DSP Microcomputers with ROM
ADSP-2162BP-40 DSP Microcomputers with ROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21366SKSQZENG 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:SHARC Processor
ADSP-21366WBBCZ-1A 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:SHARC Processor
ADSP-21366YSWZ-2AA 功能描述:IC DSP 32BIT 200MHZ EPAD 144LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類(lèi)型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤(pán)
ADSP-21367 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:SHARC Processors
ADSP-21367_06 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:SHARC Processors
主站蜘蛛池模板: 布尔津县| 莆田市| 教育| 仁怀市| 萨迦县| 富顺县| 贞丰县| 广丰县| 锡林郭勒盟| 军事| 双江| 珲春市| 蕉岭县| 漾濞| 浠水县| 酒泉市| 太仆寺旗| 鹰潭市| 永丰县| 桃源县| 威海市| 兴义市| 邵东县| 广宁县| 南雄市| 会泽县| 隆安县| 永吉县| 体育| 合阳县| 大悟县| 牡丹江市| 蓝山县| 黄浦区| 铜梁县| 开化县| 大埔区| 泰宁县| 绥阳县| 昌平区| 开封县|