- 您現在的位置：買賣IC網 > PDF目錄374035 > ADSP-2181BS-115 (ANALOG DEVICES INC) DSP Microcomputer PDF資料下載
參數資料
| 型號： | ADSP-2181BS-115 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數字信號處理 |
| 英文描述： | DSP Microcomputer |
| 中文描述： | 24-BIT, 14.4 MHz, OTHER DSP, PQFP128 |
| 封裝： | PLASTIC, QFP-128 |
| 文件頁數： | 26/32頁 |
| 文件大小： | 290K |
| 代理商： | ADSP-2181BS-115 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁
REV. D
ADSP-2181
–26–
CAPACIT IVE LOADING
Figures 22 and 23 show the capacitive loading characteristics of
the ADSP-2181.
C
L
– pF
R
0
50
100
150
200
250
25
15
10
5
0
20
Figure 22. Range of Output Rise Time vs. Load Capaci-
tance, C
L
(at Maximum Ambient Operating Temperature)
C
L
– pF
14
0
V
50
100
150
250
200
12
4
2
–2
10
8
16
6
–4
0
Figure 23. Range of Output Valid Delay or Hold vs. Load
Capacitance, C
L
(at Maximum Ambient Operating
Temperature)
T E ST CONDIT IONS
Output Disable T ime
Output pins are considered to be disabled when they have
stopped driving and started a transition from the measured
output high or low voltage to a high impedance state. T he out-
put disable time (t
DIS
) is the difference of t
MEASURED
and t
DECAY
,
as shown in the Output Enable/Disable diagram. T he time is the
interval from when a reference signal reaches a high or low volt-
age level to when the output voltages have changed by 0.5 V
from the measured output high or low voltage. T he decay time,
t
DECAY
, is dependent on the capacitive load, C
L
, and the current
load,
i
L
, on the output pin. It can be approximated by the fol-
lowing equation:
t
DECAY
=
C
L
×
0.5
V
i
L
from which
t
DIS
=
t
MEASURED
±
t
DECAY
is calculated. If multiple pins (such as the data bus) are dis-
abled, the measurement value is that of the last pin to stop
driving.
1.5V
INPUT
OR
OUTPUT
1.5V
Figure 24. Voltage Reference Levels for AC Measure-
ments (Except Output Enable/Disable)
Output E nable T ime
Output pins are considered to be enabled when they have made
a transition from a high-impedance state to when they start
driving. T he output enable time (t
ENA
) is the interval from when
a reference signal reaches a high or low voltage level to when
the output has reached a specified high or low trip point, as
shown in the Output Enable/Disable diagram. If multiple pins
(such as the data bus) are enabled, the measurement value is
that of the first pin to start driving.
2.0V
1.0V
t
ENA
REFERENCE
SIGNAL
OUTPUT
t
DECAY
V
(MEASURED)
OUTPUT STOPS
DRIVING
OUTPUT STARTS
DRIVING
t
DIS
t
MEASURED
V
(MEASURED)
V
OH
(MEASURED) – 0.5V
V
OL
(MEASURED) +0.5V
HIGH-IMPEDANCE STATE. TEST CONDITIONS CAUSE
THIS VOLTAGE LEVEL TO BE APPROXIMATELY 1.5V.
V
(MEASURED)
V
(MEASURED)
Figure 25. Output Enable/Disable
TO
OUTPUT
PIN
50pF
+1.5V
I
OH
I
OL
Figure 26. Equivalent Device Loading for AC Measure-
ments (Including All Fixtures)
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-2181BS-133 | DSP Microcomputer |
| ADSP-2181KS-115 | DSP Microcomputer |
| ADSP-2181KS-133 | DSP Microcomputer |
| ADSP-2181KS-160 | DSP Microcomputer |
| ADSP-2181KST-115 | DSP Microcomputer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADSP-2181BS-133 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 33.3MHz 33.3MIPS 128-Pin MQFP 制造商:Analog Devices 功能描述:IC MICROCOMPUTER DSP |
| ADSP-2181BS-160 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| ADSP2181BST115 | 制造商:AD 功能描述:2181 ANALOG |
| ADSP-2181BST-115 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 28.8MHz 28.8MIPS 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:DSP W/LARGE RAM, 28.8MIPS I GRDE, TQFP - Bulk |
| ADSP-2181BST-133 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 33.3MHz 33.3MIPS 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:DSP W/LARGE RAM, 33MIPS I GRDE, TQFP - Bulk 制造商:Analog Devices 功能描述:IC MICROCOMPUTER DSP |
發布緊急采購，3分鐘左右您將得到回復。