欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADSP-2186LBST-160
廠商: ANALOG DEVICES INC
元件分類: 數字信號處理
英文描述: DSP Microcomputer
中文描述: 24-BIT, 20 MHz, OTHER DSP, PQFP100
封裝: MS-026BED, LQFP-100
文件頁數: 4/36頁
文件大小: 237K
代理商: ADSP-2186LBST-160
ADSP-2186
–4–
REV. A
cases where pin functionality is reconfigurable, the default
state is shown in plain text; alternate functionality is shown in
italics.
Common-Mode Pins
#
of
Pins
1
1
1
1
1
1
1
1
1
1
1
1
Input/
Out-
put
I
I
O
O
O
O
O
O
O
O
O
I
Pin
Name(s)
RESET
BR
BG
BGH
DMS
PMS
IOMS
BMS
CMS
RD
WR
IRQ2/
Function
Processor Reset Input
Bus Request Input
Bus Grant Output
Bus Grant Hung Output
Data Memory Select Output
Program Memory Select Output
Memory Select Output
Byte Memory Select Output
Combined Memory Select Output
Memory Read Enable Output
Memory Write Enable Output
Edge- or Level-Sensitive
Interrupt Request
1
Programmable I/O Pin
Level-Sensitive Interrupt Requests
1
Programmable I/O Pin
Level-Sensitive Interrupt Requests
1
Programmable I/O Pin
Edge-Sensitive Interrupt Requests
1
Programmable I/O Pin
Programmable I/O Pin
Mode Select Input—Checked
only During
RESET
Programmable I/O Pin During
Normal Operation
Mode Select Input—Checked
only During
RESET
Programmable I/O Pin During
Normal Operation
Mode Select Input—Checked
only During
RESET
Programmable I/O Pin During
Normal Operation
Clock or Quartz Crystal Input
Processor Clock Output
Serial Port I/O Pins
Serial Port I/O Pins
Edge- or Level-Sensitive Interrupts,
Flag In, Flag Out
2
Power-Down Control Input
Power-Down Control Output
Output Flags
Power and Ground
For Emulation Use
PF7
IRQL0/
PF5
IRQL1/
PF6
IRQE/
PF4
PF3
Mode C/
I/O
I
I/O
I
I/O
I
I/O
I/O
I
1
1
1
1
1
PF2
I/O
Mode B/
1
I
PF1
I/O
Mode A/
1
I
PF0
I/O
CLKIN, XTAL
CLKOUT
SPORT0
SPORT1
IRQ1:0
FI, FO
PWD
PWDACK
FL0, FL1, FL2
V
DD
and GND
EZ-Port
2
1
5
5
I
O
I/O
I/O
1
1
3
16
9
I
O
O
I
I/O
NOTES
1
Interrupt/Flag pins retain both functions concurrently. If IMASK is set to
enable the corresponding interrupts, the DSP will vector to the appropriate
interrupt vector address when the pin is asserted, either by external devices or
set as a programmable flag.
2
SPORT configuration determined by the DSP System Control Register. Soft-
ware configurable.
Memory Interface Pins
The ADSP-2186 processor can be used in one of two modes:
Full Memory Mode, which allows BDMA operation with full
external overlay memory and I/O capability, or Host Mode,
which allows IDMA operation with limited external addressing
capabilities. The operating mode is determined by the state of
the Mode C pin during RESET and cannot be changed while
the processor is running.
Full Memory Mode Pins (Mode C = 0)
#
of
Pin Name
Pins
Input/
Output
Function
A13:0
14
O
Address Output Pins for Pro-
gram, Data, Byte and I/O Spaces
Data I/O Pins for Program,
Data, Byte and I/O Spaces
(8 MSBs Are Also Used as
Byte Memory Addresses)
D23:0
24
I/O
Host Mode Pins (Mode C = 1)
#
of
Pin Name
Pins
Input/
Output
Function
IAD15:0
A0
16
1
I/O
O
IDMA Port Address/Data Bus
Address Pin for External I/O,
Program, Data, or Byte Access
Data I/O Pins for Program,
Data Byte and I/O Spaces
IDMA Write Enable
IDMA Read Enable
IDMA Address Latch Pin
IDMA Select
IDMA Port Acknowledge
D23:8
16
I/O
IWR
IRD
IAL
IS
IACK
1
1
1
1
1
I
I
I
I
O
In Host Mode, external peripheral addresses can be decoded using the A0,
CMS
,
PMS
,
DMS
, and
IOMS
signals.
Setting Memory Mode
Memory Mode selection for the ADSP-2186 is made during
chip reset through the use of the Mode C pin. This pin is multi-
plexed with the DSP’s PF2 pin, so care must be taken in how
the mode selection is made. The two methods for selecting the
value of Mode C are passive and active.
Passive configuration involves the use a pull-up or pull-down
resistor connected to the Mode C pin. To minimize power
consumption, or if the PF2 pin is to be used as an output in the
DSP application, a weak pull-up or pull-down, on the order of
100 k
, can be used. This value should be sufficient to pull the
pin to the desired level and still allow the pin to operate as a
programmable flag output without undue strain on the processor’s
output driver. For minimum power consumption during
power-down, reconfigure PF2 to be an input, as the pull-up or
pull-down will hold the pin in a known state, and will not switch.
Active configuration involves the use of a three-stateable exter-
nal driver connected to the Mode C pin. A driver’s output en-
able should be connected to the DSP’s
RESET
signal such that
it only drives the PF2 pin when
RESET
is active (low). After
RESET
is deasserted, the driver should three-state, thus allow-
ing full use of the PF2 pin as either an input or output.
相關PDF資料
PDF描述
ADSP-2186BCA-160 DSP Microcomputer
ADSP-2186L1111 DSP Microcomputer
ADSP-2186NBCA-320 DSP Microcomputer
ADSP-2186NKST-320 DSP Microcomputer
ADSP-2186LKST-115 DSP Microcomputer
相關代理商/技術參數
參數描述
ADSP-2186LBST-1602 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-2186LBSTZ-115 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
ADSP-2186LBSTZ-1152 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-2186LBSTZ-160 功能描述:IC DSP CONTROLLER 16BIT 100LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:ADSP-21xx 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,FCBGA 供應商設備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-2186LKST-115 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 28.8MHz 28.8MIPS 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:3.3V16BITDSP,28.8MIPS,8KWRDSPM/DM,100TQF - Bulk
主站蜘蛛池模板: 曲阳县| 香港 | 喀什市| 宁都县| 乌拉特中旗| 定西市| 海林市| 鹿邑县| 天台县| 曲周县| 南康市| 舟山市| 澄城县| 德昌县| 永定县| 临江市| 孟村| 古丈县| 屏边| 信阳市| 景宁| 文成县| 华容县| 石林| 台南市| 平和县| 河源市| 南投县| 柳河县| 彰武县| 福安市| 松溪县| 抚远县| 北京市| 永吉县| 定结县| 彭山县| 茶陵县| 拜泉县| 鄂温| 广饶县|