- 您現在的位置：買賣IC網 > PDF目錄374036 > ADSP-2186M (Analog Devices, Inc.) Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection PDF資料下載
參數資料
| 型號： | ADSP-2186M |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 基準電壓源/電流源 |
| 英文描述： | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| 中文描述： | 無電容，NMOS管，150mA的低壓差穩壓器的反向電流保護 |
| 文件頁數： | 10/40頁 |
| 文件大小： | 288K |
| 代理商： | ADSP-2186M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
REV. 0
–10–
ADSP-2186M
Slow Idle
The IDLE instruction is enhanced on the ADSP-2186M to let
the processor’s internal clock signal be slowed, further reducing
power consumption. The reduced clock frequency, a program-
mable fraction of the normal clock rate, is specified by a selectable
divisor given in the IDLE instruction.
The format of the instruction is:
IDLE (n);
where
n
= 16, 32, 64, or 128. This instruction keeps the proces-
sor fully functional, but operating at the slower clock rate. While
it is in this state, the processor’s other internal clock signals, such
as SCLK, CLKOUT, and timer clock, are reduced by the same
ratio. The default form of the instruction, when no clock divisor
is given, is the standard IDLE instruction.
When the IDLE (n) instruction is used, it effectively slows down
the processor’s internal clock and thus its response time to incom-
ing interrupts. The one-cycle response time of the standard idle
state is increased by n, the clock divisor. When an enabled inter-
rupt is received, the ADSP-2186M will remain in the idle state
for up to a maximum of n processor cycles (n = 16, 32, 64, or
128) before resuming normal operation.
When the IDLE (n) instruction is used in systems that have an
externally generated serial clock (SCLK), the serial clock rate
may be faster than the processor’s reduced internal clock rate.
Under these conditions, interrupts must not be generated at a
faster than can be serviced, due to the additional time the
processor takes to come out of the idle state (a maximum of n
processor cycles).
SYSTEM INTERFACE
Figure 2 shows typical basic system configurations with the
ADSP-2186M, two serial devices, a byte-wide EPROM, and
optional external program and data overlay memories (mode-
selectable). Programmable wait state generation allows the
processor to connect easily to slow peripheral devices. The
ADSP-2186M also provides four external interrupts and two
serial ports or six external interrupts and one serial port. Host
Memory Mode allows access to the full external data bus, but
limits addressing to a single address bit (A0). Through the use
of external hardware, additional system peripherals can be added
in this mode to generate and latch address signals.
Clock Signals
The ADSP-2186M can be clocked by either a crystal or a
TTL-compatible clock signal.
The CLKIN input cannot be halted, changed during opera-
tion, nor operated below the specified frequency during normal
operation. The only exception is while the processor is in the
power-down state. For additional information, refer to Chap-
ter 9,
ADSP-2100 Family User’s Manual,
for detailed information
on this power-down feature.
If an external clock is used, it should be a TTL-compatible signal
running at half the instruction rate. The signal is connected to
the processor’s CLKIN input. When an external clock is used,
the XTAL input must be left unconnected.
The ADSP-2186M uses an input clock with a frequency equal to
half the instruction rate; a 37.50 MHz input clock yields a 13 ns
processor cycle (which is equivalent to 75 MHz). Normally,
instructions are executed in a single processor cycle. All device
timing is relative to the internal instruction clock rate, which is
indicated by the CLKOUT signal when enabled.
Because the ADSP-2186M includes an on-chip oscillator circuit,
an external crystal may be used. The crystal should be connected
across the CLKIN and XTAL pins, with two capacitors con-
nected as shown in Figure 3. Capacitor values are dependent on
crystal type and should be specified by the crystal manufacturer.
A parallel-resonant, fundamental frequency, microprocessor-
grade crystal should be used.
A clock output (CLKOUT) signal is generated by the processor
at the processor’s cycle rate. This can be enabled and disabled by
the CLKODIS bit in the SPORT0 Autobuffer Control Register.
HOST MEMORY MODE
1/2x CLOCK
OR
CRYSTAL
FL0–2
CLKIN
XTAL
SERIAL
DEVICE
SCLK1
RFS1 OR
IRQ0
TFS1 OR
IRQ1
DT1 OR FO
DR1 OR F
I
SPORT1
SERIAL
DEVICE
A0–A21
DATA
BYTE
MEMORY
I/O SPACE
(PERIPHERALS)
2048 LOCATIONS
DATA
ADDR
DATA
ADDR
OVERLAY
MEMORY
PM TWO 8K
TWO 8K
DM SEGMENTS
D
23–0
A
13–0
D
23–8
A
10–0
D
15–8
D
23–16
A
13–0
14
24
SCLK0
RFS0
TFS0
DT0
DR0
SPORT0
ADDR13–0
DATA23–0
ADSP-2186M
CS
CS
1/2x CLOCK
OR
CRYSTAL
SERIAL
DEVICE
SPORT1
16
IDMA PORT
IRD
/D6
IWR
/D7
IS
/D4
IAL/D5
IACK
/D3
IAD15–0
SERIAL
DEVICE
SPORT0
SCLK0
RFS0
TFS0
DT0
DR0
1
16
ADSP-2186M
CLKIN
FULL MEMORY MODE
MODE D/
PF3
MODE C/
PF2
MODE A/
PF0
MODE B/
PF1
SYSTEM
INTERFACE
OR
CONTROLLER
IRQ2
/
PF7
IRQE
/
PF4
IRQL0
/
PF5
IRQL1
/
PF6
IOMS
BMS
PMS
DMS
CMS
BR
BG
BGH
PWD
PWDACK
WR
RD
XTAL
FL0–2
SCLK1
RFS1 OR
IRQ0
TFS1 OR
IRQ1
DT1 OR FO
DR1 OR FI
IRQ2
/
PF7
IRQE
/
PF4
IRQL0
/
PF5
IRQL1
/
PF6
MODE D/
PF3
MODE C/
PF2
MODE A/
PF0
MODE B/
PF1
A0
DATA23–8
IOMS
BMS
PMS
DMS
CMS
BR
BG
BGH
PWD
PWDACK
WR
RD
Figure 2. Basic System Interface
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-2186MKST-300 | DSP Microcomputer |
| ADSP-2186MKCA-300 | CAP 33PF 50V 1206 |
| ADSP-2186MBCA-266 | DSP Microcomputer |
| ADSP-2186 | DSP Microcomputer |
| ADSP-2186BST-115 | DSP Microcomputer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADSP-2186MBCA-266 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 66MHz 66MIPS 144-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:8K/8K 16 BIT DSP 66MHZ 2.5V MINI BGA - Bulk |
| ADSP-2186MBST-266 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 66MHz 66MIPS 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:75 MHZ 16-BIT DSP,2.5V,8K/8K SRAM - Bulk 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 16-BIT |
| ADSP-2186MBST-266R | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 66MHz 66MIPS 100-Pin LQFP T/R |
| ADSP-2186MBSTZ-266 | 功能描述:IC DSP CONTROLLER 16BIT 100LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數字式信號處理器） 系列:ADSP-21xx 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，FCBGA 供應商設備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-2186MBSTZ266R | 功能描述:IC DSP CONTROLLER 16BIT 100LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數字式信號處理器） 系列:ADSP-21xx 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，FCBGA 供應商設備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
發布緊急采購，3分鐘左右您將得到回復。