欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADSP-2195MKST-160X
廠商: ANALOG DEVICES INC
元件分類: 數字信號處理
英文描述: LM2991 Negative Low Dropout Adjustable Regulator; Package: TO-263; No of Pins: 5; Qty per Container: 45; Container: Rail
中文描述: 16-BIT, 160 MHz, OTHER DSP, PQFP144
封裝: METRIC, PLASTIC, LQFP-144
文件頁數: 28/68頁
文件大小: 951K
代理商: ADSP-2195MKST-160X
For current information contact Analog Devices at 800/262-5643
ADSP-2195
September 2001
This information applies to a product under development. Its characteristics and specifications are subject to change with-
out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
28
REV. PrA
External Port Write Cycle Timing
Table 11
and
Figure 14
describe external port write operations.
The external port lets systems extend read/write accesses in three ways: waitstates, ACK input, and combined waitstates
and ACK. To add waits with ACK, the DSP must see ACK low at the rising edge of EMI clock. ACK low causes the DSP
to wait, and the DSP requires two EMI clock cycles after ACK goes high to finish the access. For more information, see
the External Port chapter in the
ADSP-219x/2191 DSP Hardware Reference
Table 11. External Port Write Cycle Timing
Parameter
Description
1, 2, 3
1
t
HCLK
is the peripheral clock period.
2
These are preliminary timing parameters that are based on worst-case operating conditions.
3
The pad loads for these timing parameters are 20 pF.
4
EMI clock is the external port clock that is generated from the EMI clock ratio. This signal is not available on an external pin, but (roughly) corresponds
to HCLK (at similar clock ratios).
Min
Max
Unit
Switching Characteristics
t
CWA
EMI
4
clock low to WR asserted delay
2.8
ns
t
CSWS
Chip select asserted to WR de-asserted delay
4.3
6.5
ns
t
AWS
Address valid to WR setup and delay
4.9
7.0
ns
t
AKS
ACK asserted to EMI clock high delay
6.0
ns
t
WSCS
WR de-asserted to chip select de-asserted
4.8
7.0
ns
t
WSA
WR de-asserted to address invalid
4.5
6.6
ns
t
CWD
EMI clock low to WR de-asserted delay
2.5
2.7
ns
t
WW
WR strobe pulsewidth
t
HCLK
–0.5
ns
t
CDA
WR to data enable access delay
1.5
4.1
ns
t
CDD
WR to data disable access delay
3.3
7.4
ns
t
DSW
Data valid to WR de-asserted setup
t
HCLK
–1.4
t
HCLK
+4.8
ns
t
DHW
WR de-asserted to data invalid hold time; wt_hold=0
3.4
7.4
ns
t
DHW
WR de-asserted to data invalid hold time; wt_hold=1
t
HCLK
+3.4
t
HCLK
+7.4
ns
Timing Requirement
t
AKW
ACK strobe pulsewidth
10.0
ns
相關PDF資料
PDF描述
ADSP-2196 DSP Microcomputer
ADSP-2196MBCA-140X DSP Microcomputer
ADSP-2196MBST-140X DSP Microcomputer
ADSP-2196MKCA-160X DSP Microcomputer
ADSP-2196MKST-160X DSP Microcomputer
相關代理商/技術參數
參數描述
adsp-2196mbca-140 制造商:Analog Devices 功能描述:
adsp-2196mbst-140 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 140MHz 140MIPS 144-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:
ADSP-2196MBST-140Z 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 140MHz 140MIPS 144-Pin LQFP
ADSP-2196MKST-160 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 160MHz 160MIPS 144-Pin LQFP 制造商:Analog Devices 功能描述:16-Bit DSP 160 MIPs 2.5V 40 Kbytes
ADSP-2196MKSTZ-160 功能描述:IC DSP CONTROLLER 16BIT 144-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:ADSP-21xx 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,FCBGA 供應商設備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
主站蜘蛛池模板: 蛟河市| 定远县| 鹤山市| 汝州市| 长葛市| 乐清市| 大竹县| 册亨县| 南平市| 乐平市| 娄烦县| 广平县| 鹿邑县| 玉田县| 广水市| 宁武县| 阳朔县| 视频| 鄱阳县| 沁源县| 慈溪市| 汕尾市| 林周县| 黔江区| 潼关县| 深州市| 武义县| 闽清县| 鹤壁市| 阿巴嘎旗| 炎陵县| 凌海市| 松江区| 湘西| 搜索| 沂源县| 托里县| 株洲县| 三都| 洪湖市| 英超|