- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374037 > ADSP-2196 (Analog Devices, Inc.) DSP Microcomputer PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-2196 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | DSP Microcomputer |
| 中文描述： | DSP微機(jī) |
| 文件頁(yè)數(shù)： | 34/68頁(yè) |
| 文件大小： | 897K |
| 代理商： | ADSP-2196 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)當(dāng)前第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
For current information contact Analog Devices at 800/262-5643
ADSP-2196
September 2001
This information applies to a product under development. Its characteristics and specifications are subject to change with-
out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
34
REV. PrA
Host Port ALE Mode Write Cycle Timing
Table 14
and
Figure 17
describe host port write operations in Address Latch Enable (ALE) mode. For more information
on ACK, Ready, ALE, and ACC mode selection, see the Host port modes description
on page 10
.
Table 14. Host Port ALE Mode Write Cycle Timing
Parameter
Description
Min
Max
Unit
Switching Characteristics
t
WHKS
HWR asserted to HACK asserted (setup, ACK Mode)
0.6
0.6+t
NH
1
1
t
NH
are peripheral bus latencies (n t
HCLK
); these are internal DSP latencies related to the number of peripherals attempting to access DSP memory at
the same time.
ns
t
WHKH
HWR de-asserted to HACK de-asserted (hold, ACK Mode)
2
ns
t
WHS
HWR asserted to HACK asserted (setup, Ready Mode)
0.6
ns
t
WHH
HWR asserted to HACK de-asserted (hold, Ready Mode)
2+t
NH
1
ns
Timing Requirements
t
CSAL
HCMS or HCIOMS asserted to HALE asserted
0
ns
t
ALPW
HALE asserted pulsewidth
4
ns
t
ALCSW
HALE de-asserted to HCMS or HCIOMS de-asserted
1
ns
t
WCSW
HWR de-asserted to HCMS or HCIOMS de-asserted
1
ns
t
ALW
HALE de-asserted to HWR asserted
1
ns
t
WCS
HWR de-asserted (after last byte) to HCMS or
HCIOMS de-asserted (ready for next write)
1
ns
t
HKWD
HACK asserted to HWR de-asserted (hold, ACK Mode)
1.5
ns
t
AALS
Address valid to HALE de-asserted (setup)
4
ns
t
ALAH
HALE de-asserted to address invalid (hold)
1.5
ns
t
DWS
Data valid to HWR de-asserted (setup)
4
ns
t
WDH
HWR de-asserted to data invalid (hold)
1
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-2196MBCA-140X | DSP Microcomputer |
| ADSP-2196MBST-140X | DSP Microcomputer |
| ADSP-2196MKCA-160X | DSP Microcomputer |
| ADSP-2196MKST-160X | DSP Microcomputer |
| ADSP-21990 | 16-bit fixed point DSP with Flash |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| adsp-2196mbca-140 | 制造商:Analog Devices 功能描述: |
| adsp-2196mbst-140 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 140MHz 140MIPS 144-Pin LQFP 制造商:Rochester Electronics LLC 功能描述: |
| ADSP-2196MBST-140Z | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 140MHz 140MIPS 144-Pin LQFP |
| ADSP-2196MKST-160 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 160MHz 160MIPS 144-Pin LQFP 制造商:Analog Devices 功能描述:16-Bit DSP 160 MIPs 2.5V 40 Kbytes |
| ADSP-2196MKSTZ-160 | 功能描述:IC DSP CONTROLLER 16BIT 144-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。