
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no
obligation regarding future manufacturing unless otherwise agreed to in writing.
a
Preliminary Technical Data
ADSP-21mod870-100
Single Chip
Digital Modem
Features
ISDN B-Channel HDLC
Data modulations:
K56Flex (30k-56k)
ITU-T V.34: 33600 bits/s-2400 bits/s
CCITT V.32bis: 14400 bits/s-7200 bits/s
CCITT V.32: 9600 bits/s, 4800 bits/s
CCITT V.22/V.22bis: 2400, 1200, 600 bits/s
CCITT V.21: 300 bits/s
Bell 212A: 1200 bits/s
Start-up procedures
ITU-T V.8
CCITT V.42 error correction (LAPM & MNP2-4)
CCITT V.42bis data & MNP Class 5 compression
PPP asynchronous framing support
Low power
140mW typical active
Low power and sleep modes
High density
100 pin TQFP package
On-chip DS0/DS1 interface
Full function DMA port
0.4 in
2
per complete modem port
3.3V supply
Fast download
Full image in 5ms.
Introduction
The ADSP-21mod870-100 is a complete single chip,
full-duplex digital modem combining a highly-inte-
grated DSP processor with down-loadable software. All
data pump and controller functions are implemented on
a single 0.4 inch square chip. This allows for the highest
modem port density while achieving the lowest power
consumption in a software upgradable platform.
The ADSP-21mod870-100 meets the digital modem
needs of high density systems such as remote access
servers. Its high performance DSP core, large on-chip
SRAM, TDM serials port, and 16-bit DMA port provide
efficient control and data communication with minimal
chip count. The modem software provides a number of
data modulations such as V.34, 56K bps PCM, and
ISDN with a software upgrade path to future standards.
The host interface allows system access to modem sta-
tistics such as call progress, connect speed, and modula-
tion parameters such as retrain count and symbol rate.
On-Chip SRAM
The ADSP-21mod870 processor integrates 160K bytes
of on-chip memory. The modem data pump and control-
ler software, as well as data storage, are all contained in
the on-chip SRAM. The SRAM cells are designed by
Analog Devices. These cells are optimized for high-
speed DSP and low power consumption. Dynamic con-
figuration of the ADSP-21mod870 via software is per-
formed through the 16-bit DMA interface.
DMA Interface
The 16-bit internal DMA port (IDMA port) provides
transparent, direct access to the on-chip RAM of the
ADSP-21mod870 processor. This high-speed access to
on-chip memory simplifies control and data communi-
cation as well as system debug. Dynamic configuration
of the ADSP-21mod870 via software is performed
through the 16-bit DMA interface.
Serial Ports
The ADSP-21mod870 processor incorporates two com-
plete synchronous, double-buffered serial ports for
serial communications. The serial ports interface
directly to a time-division multiplexed (TDM) 1544
kbps (T1) or 2048 kbps (E1) serial stream to an 8K sam-
ple/s data stream or to an 8-bit companded (64 kb/s)
data stream (DS0). The serial ports operate under
modem software control.
Software Interface
Analog Devices provides sample C code to serve as an
example for the software interface to the ADSP-
21mod870. The software interface encompasses the fol-
lowing four areas–download, control interface, data
interface, and modem statistics.
Download
The IDMA port on the ADSP-21mod870 contains an
auto-incrementing address generator. The host first