- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374038 > ADUC7021ACP32 (ANALOG DEVICES INC) Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU PDF資料下載
參數(shù)資料
| 型號(hào)： | ADUC7021ACP32 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| 中文描述： | 32-BIT, FLASH, 45.5 MHz, MICROCONTROLLER, QCC40 |
| 封裝： | 6 X 6 MM, MO-220VJJD-2, LFCSP-40 |
| 文件頁數(shù)： | 65/80頁 |
| 文件大?。?/td> | 840K |
| 代理商： | ADUC7021ACP32 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
Preliminary Technical Data
ADuC702x Series
PROCESSOR REFERENCE PERIPHERALS
INTERRUPT SYSTEM
Rev. PrB | Page 65 of 80
There are 24 interrupt sources on the ADuC702x which are
controlled by the Interrupt Controller. Most interrupts are
generated from the on-chip peripherals like ADC, UART, etc.
and two additional interrupt sources are generated from
external interrupt request pins, XIRQ0 and XIRQ1. The
ARM7TDMI CPU core will only recognise interrupts as one of
two types, a normal interrupt request IRQ and a fast interrupt
request FIQ. All the interrupts can be masked separately.
The control and configuration of the interrupt system is
managed through nine interrupt-related registers, four
dedicated to IRQ, four dedicated to FIQ. An additional MMR is
used to select the programmed interrupt source. The bits in
each IRQ and FIQ registers represent the same interrupt source
as described in Table 58.
Table 58: IRQ/FIQ MMRs bit description
Bit
0
1
Description
All interrupts OR’ed
SWI:
not used in IRQEN/CLR
and FIQEN/CLR
Timer 0
Timer 1
Wake Up timer – Timer 2
Watchdog timer – Timer 3
Flash control
ADC channel
PLL lock
I
2
C0 Slave
I
2
C0 Master
I
2
C1 Master
SPI Slave
SPI Master
UART
External IRQ0
Comparator
PSM
External IRQ1
PLA IRQ0
PLA IRQ1
External IRQ2
External IRQ3
PWM trip
PWM sync
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
IRQ
The IRQ is the exception signal to enter the IRQ mode of the
processor. It is used to service general purpose interrupt
handling of internal and external events.
The four 32-bit registers dedicated to IRQ are:
-
IRQSIG
, reflects the status of the different IRQ sources. If a
peripheral generate an IRQ signal, the corresponding bit in
the IRQSIG will be set, otherwise it is cleared. The IRQSIG
bits are cleared when the interrupt in the particular
peripheral is cleared. All IRQ sources can be masked in the
IRQEN MMR. IRQSIG is read-only.
-
IRQEN
, provides the value of the current enable mask. When
bit is set to 1, the source request is enabled to create an IRQ
exception. When bit is set to 0, the source request is disabled
or masked which will not
create an IRQ exception.
-
IRQCLR
, (write-only register) allows clearing the IRQEN
register in order to mask an interrupt source. Each bit set to 1
will clear the corresponding bit in the IRQEN register
without affecting the remaining bits. The pair of registers
IRQEN and IRQCLR allows independent manipulation of
the enable mask without requiring an atomic read-modify-
write.
-
IRQSTA
, (read-only register) provides the current enabled
IRQ source status. When set to 1 that source should generate
an active IRQ request to the ARM7TDMI core. There is no
priority encoder or interrupt vector generation. This function
is implemented in software in a common interrupt handler
routine. All 32 bits are logically OR’ed to create the IRQ signal
to the ARM7TDMI core.
FIQ
The FIQ (Fast Interrupt reQuest) is the exception signal to
enter the FIQ mode of the processor. It is provided to service
data transferor communication channel tasks with low latency.
The FIQ interface is identical to the IRQ interface providing the
second level interrupt (highest priority). Four 32-bit registers
are dedicated to FIQ, FIQSIG, FIQEN, FIQCLR and FIQSTA.
Bit 31 to 1 of FIQSTA are logically OR’ed to create the FIQ
signal to the core and the bit 0 of both the FIQ and IRQ
registers (FIQ source).
The logic for FIQEN and FIQCLR will not allow an interrupt
source to be enabled in both IRQ and FIQ masks. A bit set to ‘1’
in FIQEN will, as a side-effect, clear the same bit in IRQEN. A
bit set to ‘1’ in IRQEN will, as a side-effect, clear the same bit in
FIQEN. An interrupt source can be disabled in both IRQEN
and FIQEN masks.
Programmed interrupts
As the programmed interrupts are non-mask-able, they are
controlled by another register, SWICFG, which write into both
IRQSTA and IRQSIG registers or/and FIQSTA and FIQSIG
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADUC7021BCP32 | Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| ADUC7021BCP62 | Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| ADUC7022ACP32 | Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| ADUC7022BCP32 | Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| ADUC7022BCP62 | Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC7021ACPZ32 | 制造商:Analog Devices 功能描述:MCU 32BIT RISC 62KB FLASH 3.3V 40LFCSP EP - Trays |
| ADUC7021BCP32 | 制造商:Analog Devices 功能描述:FLASH ARM7+8-CH,12-B ADC & 2X12-B DAC IC - Trays |
| ADUC7021BCP62 | 制造商:Analog Devices 功能描述:FLASH ARM7+8-CH,12-B ADC & 2X12-B DAC IC - Bulk |
| ADUC7021BCP62-U1 | 制造商:Analog Devices 功能描述:FLASH ARM7+8-CH,12-B ADC & 2X12-B DAC IC - Trays |
| ADUC7021BCPZ32 | 功能描述:IC MCU FLASH 32K W/ANLG 40LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外圍設(shè)備:欠壓檢測/復(fù)位，POR，WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:96KB（96K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤 其它名稱:568-9587 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。