- 您現在的位置：買賣IC網 > PDF目錄374042 > ADuM1310ARWZ-RL1 (Analog Devices, Inc.) Triple-Channel Digital Isolators PDF資料下載
參數資料
| 型號： | ADuM1310ARWZ-RL1 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Triple-Channel Digital Isolators |
| 中文描述： | 三通道數字隔離器 |
| 文件頁數： | 4/20頁 |
| 文件大小： | 282K |
| 代理商： | ADUM1310ARWZ-RL1 |
ADuM1310/ADuM1311
Rev. F | Page 4 of 20
Parameter
For All Models
Output Rise/Fall Time (10% to 90%)
Common-Mode Transient
Immunity at Logic High
Output
8
Common-Mode Transient
Immunity at Logic Low Output
Refresh Rate
Input Enable Time
9
Input Disable Time
9
Input Supply Current per Channel,
Quiescent
10
Output Supply Current per
Channel, Quiescent
10
Input Dynamic Supply Current
per Channel
11
Output Dynamic Supply Current
per Channel
11
Symbol
t
R
/t
F
|CM
H
|
Min
25
Typ
2.5
35
Max
Unit
ns
kV/μs
Test Conditions
C
L
= 15 pF, CMOS signal levels
V
Ix
= V
DD1
/V
DD2
, V
CM
= 1000 V,
transient magnitude = 800 V
|CM
L
|
25
35
kV/μs
V
Ix
= 0 V, V
CM
= 1000 V,
transient magnitude = 800 V
V
IA
, V
IB
, V
IC
= 0 V or V
DD1
V
IA
, V
IB
, V
IC
= 0 V or V
DD1
f
r
t
ENABLE
t
DISABLE
I
DDI (Q)
1.2
0.50
2.0
5.0
0.73
Mbps
μs
μs
mA
I
DDO (Q)
0.38
0.53
mA
I
DDI (D)
0.12
mA/
Mbps
mA/
Mbps
I
DDO (D)
0.04
1
All voltages are relative to their respective ground.
2
The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load
present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section.
See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through
Figure 12 for total V
DD1
and V
DD2
supply currents as a function of data rate for ADuM1310/ADuM1311 channel configurations.
3
The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
4
The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
5
t
PHL
propagation delay is measured from the 50% level of the falling edge of the V
Ix
signal to the 50% level of the falling edge of the V
Ox
signal. t
PLH
propagation delay is
measured from the 50% level of the rising edge of the V
Ix
signal to the 50% level of the rising edge of the V
Ox
signal.
6
t
PSK
is the magnitude of the worst-case difference in t
PHL
or t
PLH
that is measured between units at the same operating temperature, supply voltages, and output load
within the recommended operating conditions.
7
Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of
the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with
inputs on opposing sides of the isolation barrier.
8
CM
H
is the maximum common-mode voltage slew rate that can be sustained while maintaining V
O
> 0.8 V
DD2
. CM
L
is the maximum common-mode voltage slew rate
that can be sustained while maintaining V
O
< 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient
magnitude is the range over which the common mode is slewed.
9
Input enable time is the duration from when V
DISABLE
is set low until the output states are guaranteed to match the input states in the absence of any input data logic
transitions. If an input data logic transition within a given channel does occur within this time interval, the output of that channel reaches the correct state within the
much shorter duration, as determined by the propagation delay specifications within this data sheet. Input disable time is the duration from when V
DISABLE
is set high
until the output states are guaranteed to reach their programmed output levels, as determined by the CTRL
2
logic state (see Table 12).
10
I
DDx (Q)
is the quiescent current drawn from the corresponding supply by a single channel. To calculate the total quiescent current, an additional inaccessible channel in
the same orientation as Channel A must be included to account for the total current consumed.
11
Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 6 through Figure 8 for information
on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current
for a given data rate.
相關PDF資料 |
PDF描述 |
|---|---|
| ADUM1310 | Triple-Channel Digital Isolators |
| ADUM1310_07 | Triple-Channel Digital Isolators |
| ADuM1310ARWZ1 | Triple-Channel Digital Isolators |
| ADuM1310BRWZ1 | Triple-Channel Digital Isolators |
| ADuM1310BRWZ-RL1 | Triple-Channel Digital Isolators |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADUM1310BRWZ | 功能描述:IC ISOLATOR DGTL 3CH UNI 16-SOIC RoHS:是 類別:隔離器 >> 數字隔離器 系列:iCoupler® 產品培訓模塊:IsoLoop® Isolator 標準包裝:50 系列:IsoLoop® 輸入 - 1 側/2 側:5/0 通道數:5 電源電壓:3 V ~ 5.5 V 電壓 - 隔離:2500Vrms 數據速率:110Mbps 傳輸延遲:12ns 輸出類型:CMOS 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:16-SOIC N 包裝:管件 工作溫度:-40°C ~ 85°C 其它名稱:390-1053-5 |
| ADUM1310BRWZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Triple-Channel Digital Isolators |
| ADUM1310BRWZ-RL | 功能描述:IC DIGITAL ISOLATOR TRPL 16-SOIC RoHS:是 類別:隔離器 >> 數字隔離器 系列:iCoupler® 產品培訓模塊:IsoLoop® Isolator 標準包裝:50 系列:IsoLoop® 輸入 - 1 側/2 側:5/0 通道數:5 電源電壓:3 V ~ 5.5 V 電壓 - 隔離:2500Vrms 數據速率:110Mbps 傳輸延遲:12ns 輸出類型:CMOS 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:16-SOIC N 包裝:管件 工作溫度:-40°C ~ 85°C 其它名稱:390-1053-5 |
| ADUM1310BRWZ-RL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Triple-Channel Digital Isolators |
| ADUM1311 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Triple-Channel Digital Isolators |
發布緊急采購，3分鐘左右您將得到回復。