- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄374044 > ADV101KN80 (ANALOG DEVICES INC) Circular Connector; No. of Contacts:6; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:9; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:9-6 PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV101KN80 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | Circular Connector; No. of Contacts:6; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:9; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:9-6 |
| 中文描述： | TRIPLE, PARALLEL, 8 BITS INPUT LOADING, 8-BIT DAC, PDIP40 |
| 封裝： | 0.600 INCH, PLASTIC, DIP-40 |
| 文件頁(yè)數(shù)： | 7/12頁(yè) |
| 文件大小： | 187K |
| 代理商： | ADV101KN80 |
ADV101
–7–
REV. B
If we, therefore, have a graphics system with a 1024
×
1024
resolution, a noninterlaced 60 Hz refresh rate and a retrace fac-
tor of 0.8, then:
Dot Rate
= 1024
×
1024
×
60/0.8
Dot Rate
= 78.6
MHz
Video Synchronization and Control
T he ADV101 has a single composite video sync (
SYNC
) input
control. Many graphics processors and CRT controllers have
the ability of generating horizontal sync (HSYNC), vertical sync
(VSYNC) and composite
SYNC
.
In a graphics system which does not automatically generate a
composite
SYNC
signal, the inclusion of some additional logic
circuitry will enable the generation of a composite
SYNC
signal.
T he I
SYNC
current output is typically connected directly to the
IOG output, thus encoding video synchronization information
onto the green video channel. If it is not required to encode sync
information onto the ADV101, the
SYNC
input should be tied
to logic low and I
SYNC
should be connected to analog GND.
Reference Input
An external 1.23 V voltage reference is required to drive the
ADV101. T he AD589 from Analog Devices is an ideal choice of
reference. It is a two-terminal, low cost, temperature compen-
sated bandgap voltage reference which provides a fixed 1.23 V
output voltage for input currents between 50
μ
A and 5 mA. Fig-
ure 4 shows a typical reference circuit connection diagram. T he
voltage reference gets its current drive from the ADV101’s V
AA
through an external 1 k
resistor to the V
REF
pin. A 0.1
μ
F ce-
ramic capacitor is required between the COMP and V
AA
. T his is
necessary so as to provide compensation for the internal refer-
ence amplifier.
T he required CLOCK frequency is thus 78.6 MHz.
All video data and control inputs are latched into the ADV101
on the rising edge of CLOCK , as previously described in the
“Digital Inputs” section. It is recommended that the CLOCK
input to the ADV101 be driven by a T T L buffer (e.g., 74F244).
T able I. Video Output T ruth T able
IOG
(mA)
1
IOR, IOB
(mA)
RE F
WHIT E
DAC
Input Data
Description
SYNC
BLANK
WHIT E LEVEL
WHIT E LEVEL
VIDEO
VIDEO to BLANK
BLACK LEVEL
BLACK to BLANK
BLANK LEVEL
SYNC LEVEL
26.67
26.67
video + 9.05
video + 1.44
9.05
1.44
7.62
0
19.05
19.05
video + 1.44
video + 1.44
1.44
1.44
0
0
1
0
0
0
0
0
0
0
1
1
1
0
1
0
1
0
1
1
1
1
1
1
0
0
xxH
FFH
data
data
00H
00H
xxH
xxH
NOT E
1
T ypical with full-scale IOG = 26.67 mA. V
REF
= 1.235 V, R
SET
= 560
, I
SYNC
connected to IOG.
92.5 IRE
7.5 IRE
40 IRE
WHITE LEVEL
BLACK LEVEL
BLANK LEVEL
SYNC LEVEL
19.05 0.714 26.67 1.000
1.44 0.054 9.05 0.340
0 0 7.62 0.286
0
0
mA V mA V
RED, BLUE GREEN
NOTES
1. OUTPUTS CONNECTED TO A DOUBLY TERMINATED 75
LOAD.
2. V = 1.235V, R = 560
, I CONNECTED TO IOG.
3. RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.
Figure 3. RGB Video Output Waveform
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV101KP30 | Circular Connector; No. of Contacts:3; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:9; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:9-98 |
| ADV101KP50 | CMOS 80 MHz, Triple 8-Bit Video DAC |
| ADV101KP80 | Circular Connector; No. of Contacts:3; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:9; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:9-98 |
| ADV101* | CMOS 80 MHz. Triple 8-Bit Video DAC |
| ADV202BBCZ-150 | JPEG2000 Video Codec |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV101KP30 | 制造商:Rochester Electronics LLC 功能描述:TRIPLE 8 BIT CMOS V.DAC - Bulk 制造商:Analog Devices 功能描述: |
| ADV101KP30-REEL | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| ADV101KP50 | 制造商:Rochester Electronics LLC 功能描述:TRIPLE 8 BIT CMOS V.DAC - Bulk |
| ADV101KP50-REEL | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| ADV101KP80 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。