欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADV7122KP80
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: CMOS 80 MHz, Triple 10-Bit Video DACs
中文描述: TRIPLE, PARALLEL, 8 BITS INPUT LOADING, 10-BIT DAC, PQCC44
封裝: PLASTIC, LCC-44
文件頁數: 7/12頁
文件大小: 196K
代理商: ADV7122KP80
ADV7121/ADV7122
–7–
REV. B
T E RMINOLOGY
Blanking Level
T he level separating the
SYNC
portion from the video portion
of the waveform. Usually referred to as the front porch or back
porch. At 0 IRE units, it is the level which will shut off the pic-
ture tube, resulting in the blackest possible picture.
Color Video (RGB)
T his usually refers to the technique of combining the three pri-
mary colors of red, green and blue to produce color pictures
within the usual spectrum. In RGB monitors, three DACs are
required, one for each color.
Sync Signal (
SYNC
)
T he position of the composite video signal which synchronizes
the scanning process.
Gray Scale
T he discrete levels of video signal between reference black and
reference white levels. A 10-bit DAC contains 1024 different
levels, while an 8-bit DAC contains 256.
Raster Scan
T he most basic method of sweeping a CRT one line at a time to
generate and display images.
Reference Black Level
T he maximum negative polarity amplitude of the video signal.
Reference White Level
T he maximum positive polarity amplitude of the video signal.
Sync Level
T he peak level of the
SYNC
signal.
Video Signal
T hat portion of the composite video signal which varies in gray
scale levels between reference white and reference black. Also
referred to as the picture signal, this is the portion which may be
visually observed.
CIRCUIT DE SCRIPT ION & OPE RAT ION
T he ADV7121/ADV7122 contains three 10-bit D/A converters,
with three input channels, each containing a 10-bit register.
Also integrated on board the part is a reference amplifier. CRT
control functions
BLANK
and
SYNC
are integrated on board
the ADV7122.
Digital Inputs
T hirty bits of pixel data (color information) R0–R9, G0–G9 and
B0–B9 are latched into the device on the rising edge of each
clock cycle. T his data is presented to the three 10-bit DACs and
is then converted to three analog (RGB) output waveforms. See
Figure 2.
T he ADV7122 has two additional control signals, which are
latched to the analog video outputs in a similar fashion.
BLANK
and
SYNC
are each latched on the rising edge of CLOCK to
maintain synchronization with the pixel data stream.
T he
BLANK
and
SYNC
functions allow for the encoding of
these video synchronization signals onto the RGB video output.
T his is done by adding appropriately weighted current sources
to the analog outputs, as determined by the logic levels on the
BLANK
and
SYNC
digital inputs. Figure 3 shows the analog
output, RGB video waveform of the ADV7121/ADV7122. T he
influence of
SYNC
and
BLANK
on the analog video waveform
is illustrated.
T able I details the resultant effect on the analog outputs of
BLANK
and
SYNC
.
All these digital inputs are specified to accept T T L logic levels.
Clock Input
T he CLOCK input of the ADV7121/ADV7122 is typically the
pixel clock rate of the system. It is also known as the dot rate.
T he dot rate, and hence the required CLOCK frequency, will be
determined by the on-screen resolution, according to the follow-
ing equation:
Dot Rate
= (
Horiz Res
)
×
(
Vert Res
)
×
(
Refresh Rate
)/
(
Retrace Factor
)
Horiz Res
= Number of Pixels/Line.
Vert Res
= Number of Lines/Frame.
Refresh Rate
= Horizontal Scan Rate. T his is the rate at
which the screen must be refreshed, typ-
ically 60 Hz for a noninterlaced system or
30 Hz for an interlaced system.
Retrace Factor
= T otal Blank T ime Factor. T his takes into
account that the display is blanked for a
certain fraction of the total duration of
each frame (e.g., 0.8).
CLOCK
DATA
DIGITAL INPUTS
(R0–R9, G0–G9, B0–B9;
SYNC, BLANK)
ANALOG OUTPUTS
(IOR, IOG, IOB)
Figure 2. Video Data Input/Output
相關PDF資料
PDF描述
ADV7121KN30 CMOS 80 MHz, Triple 10-Bit Video DACs
ADV7122 80 MHz, Triple 10-Bit Video DACs(80MHz,三通道10位視頻D/A轉換器)
ADV7123KST140 CMOS, 240 MHz Triple 10-Bit High Speed Video DAC
ADV7123KST50 CMOS, 240 MHz Triple 10-Bit High Speed Video DAC
ADV7123JST330 CMOS, 240 MHz Triple 10-Bit High Speed Video DAC
相關代理商/技術參數
參數描述
ADV7122KPZ30 制造商:Analog Devices 功能描述:DAC 3-CH Segment 10-bit 44-Pin PLCC
ADV7122KPZ80 制造商:Analog Devices 功能描述:DAC 3-CH Segment 10-bit 44-Pin PLCC
ADV7122KST30 制造商:Analog Devices 功能描述:DAC 3-CH Segment 10-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:TRIPLE 10 BIT VIDEO DAC I.C. - Bulk
ADV7122KST50 制造商:Rochester Electronics LLC 功能描述:TRIPLE 10 BIT VIDEO DAC I.C. - Bulk 制造商:Analog Devices 功能描述:
ADV7122KSTZ30 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
主站蜘蛛池模板: 星子县| 革吉县| 沅陵县| 卢氏县| 分宜县| 银川市| 宁城县| 竹溪县| 大邑县| 南溪县| 彩票| 罗山县| 常山县| 海城市| 华阴市| 陆丰市| 偏关县| 南木林县| 灵山县| 怀远县| 海兴县| 合阳县| 龙井市| 石泉县| 叙永县| 淳安县| 阳曲县| 高要市| 开鲁县| 太和县| 盐边县| 双柏县| 广灵县| 九台市| 遂昌县| 太仆寺旗| 阜城县| 新平| 冀州市| 承德县| 新营市|